
# HINDUSTHAN COLLEGE OF ENGINEERING AND TECHNOLOGY

(An Autonomous Institution Affiliated to Anna University, Chennai)

(AICTE, New Delhi, Accredited by NAAC with 'A' Grade)

**COIMBATORE 641 032** 



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING** 

M.E. APPLIED ELECTRONICS

Revised Curriculum and Syllabus for the Academic Year 2023-2024

# I TO IV SEMESTERS CURRICULUM AND SYLLABI

# SEMESTER I

S.No.	Course Code	Course Title	Category	L	Т	P	С	CIA	ESE	TOTAL
		TH	EORY	<u> </u>				1	<u> </u>	
1	20MA1102	Advanced Mathematics For Electrical And Electronics Engineering	BS	3	0	0	3	40	60	100
2	20AE1201	Advanced Digital System Design	PC	3	0	0	3	40	60	100
3	20AE1202	Embedded System Design	PC	3	0	0	3	40	60	400
4	20AE1203	Digital Image Processing	PC	3	0	0	3	40		100
5	20AE1204	Research Methodology	PC	3	0	0			60	100
6	20AC10XX	AUDIT COURSE I	10	2	0		3	40	60 ·	100
			CTICAL		U	0	0			
7	20454224	Electronic System Design	TICAL							
7	20AE1001	Laboratory	PC	0	0	4	2	50	50	100
8	8 20AE 1002 Embedded System Laboratory		PC	0	0	4	2 :	50	50	100
-		MANDATO	RY COURS	E		L		<u>.</u> .		
		Total Credits:		17	00	08	19		· .	

# SEMESTER II

S.No.	Course Code	Course Title	Category	. L	Т	Р	С	CIA	ESE	TOTAL
		Т	HEORY	<u> </u>		1	<u> </u>	L		
1	20AE2201	Analog Integrated Circuit Design	PC	3	0	0	3	40	60	100
2	20AE2202	VLSI Design Techniques	PC	3	0	0	3	40	60	
3	20AE23XX		PE	3	0	0	3		60	100
4	20AE23XX		PE	3	0	-	-	40	60	100
5	20AE23XX		PE	3	<u> </u>	0	3	40	60	. 100
6	20AC20XX				0	0	3	40	60	100
		TOUR TOUR TOUR	ACTICAL	2	0	0	0			
7	20AE2001	VLSI Design Laboratory	PC	_						
8	20AE2901	MINI PROJECT	PC	0	0	4	2	50	50	100
	TOULUT			2	0	0	2	50	50	100
	Total Credits:			19	00	08	19			

# SEMESTER III

S.No.	Course Code	Course Title	Category	L	Т	Р	С	CIA	ESE	TOTAL
		TH	EORY				<u> </u>			
1	20AE33XX	Professional Elective IV	PE	3	0	10	3	40	60	100
2	20AE33XX		PE	3	0	0	3	40	60	100
3	20AE34XX	OPEN ELECTIVE	OE	3	0	0			60	100
			CTICAL		0	<u> </u>	3	40	60	100
4	20AE3901	DISSERTATION I	PC	0	0	20	10	50	<b>E</b> 0	400
	To	otal Credits:		09	00	20	19	30	50	100
				-						

# SEMESTER IV

S.No.	Course Code	Course Title	Category	L	T	Р	С	CIA	ESE	TOTAL
1	20054004		ACTICAL	L	<u> </u>		<u> </u>			
		DISSERTATION - II	PC	0	0	30	15	50	50	100
	. 101	tal Credits:		0	0	30.	15			

Total No of Credits: 72

# LIST OF PROFESSIONAL ELECTIVES

# Second Semester- (List of Professional Electives I, II, III)

S.No.	Course Code	Course Title	Category	L	Т	P	С	CIA	ESE	TOTAL
1.	20AE2303	ASIC and FPGA Design	PE	3	0	0	3	40		
2.		Physical Design of VLSI				0	3	40	60	100
	20AE2304	circuits	PE	3	0	0	3	40	60 10	100
3.	20AE2308	Wireless Adhoc and Sensor Networks	·PE	3	0	0	3	40	60	100
4.	20AE2310	Satellite Communication and Navigetion	PE	3	0	.0	3	40	60	100
5.	20AE2313	Machine Learning	PE	3	0	0	1	40		
6.	20AE2315	PCB Design and Fabrication	PE				3	40	60	100
7.	20AE2316		<del>                                     </del>	3	0	0	3	40	60	100
8.		Testing of VLSI Circuits	PE	3	0	0	3	40	60	100
	20AE2317	Low Power VLSI Design	PE	3	0	0	3	40	60	100
	20AE2318	System on Chip Design	PE	3	0	0	3	40	60	
10.	20AE2319	Cognitive Radio Network	PE	3	0	0	3	40		100
						<u> </u>		40	60	100

# Third Semester (List of Professional Electives IV, V)

S.No.	Course Code	Course Title	Category	L	T	P	С	CÍA	ESE	TOTAL
4.	20AE3301	Intelligent Systems and Control	PE	3	0	0	3			
2.	20AE3302	Advanced Microprocessors and Microcontrollers		3	0	0	3	40 40	60 60	100
3.	20AE3305.	High Speed Switching and Network	PE	3	0	0	3	40	60	100
4.	20AE3306	Programming Languages for Embedded Software	PE :	3	0	0	3	40	60	100
5.	20AE3309	Robotics and Intelligent Systems	PE	3	0	0	3	40	60	100
6.	20AE3311	5G Technology	PE	3	0	0	3	40		
7.	20AE3312	IOT System Design and Security	PE	3	0	0	3	40	60	100
8.	20AE3314	Electronics for Solar Power	PE	2	_	_				
9.	20AE3319	Nanoelectronics	PE	3	0	0	3	40	60	100
10.	20AE3320	Mems	PE	3	0	0	3	40	60	100 100

### **OPEN ELECTIVE**

S.No.	Course Code	Course Title	Category	L	Т	Р	С	CIA	ESE	TOTAL
1	20AE3401	Robotics	OE	3	0	0	3	40	60	100
2	20AE3402	Artificial intelligence and Optimization Techniques	OE	3	0	0	3	40	60	100

### AUDIT COURSES - I

S.No.	Course Code	Course Title	L	Т	Р	С
1	20AC1091	English for Research Paper writing	2	0	0	. 0
2	20AC1092	Disaster Management	2	0	0	0
3	20AC1093	Sanskrit for Technical knowledge	2	0.	0	0
. 4	20AC1094	Value Education	2	0	0	0
5	20AC1095	Constitution of India	2	0	0	0

### **AUDIT COURSES - II**

S.No.	Course Code	Course Title	TL	T	Р	С
1	20AC2091	Pedagogy Studies	2	0		
2	20AC2092	Stress Management by Yoga	2	0	0	0
3	20AC2093	Personality Development Through Life Enlightenment Skills	2	0	0	0
4	20AC2094		2	0	0	0

# **CREDIT DISTRIBUTION**

	Semester				III .	IV	TOTAL	
_	Credits	19	9	19	19	15	72	

P. Haylau

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET



Signature of the Dean Academics

Dean (Academics)

#### **SEMESTER-I**

PROCI	RAMME	COURSE CODE	NAME OF THE COURSE		70	<b>.</b>	~
			NAME OF THE COURSE ADVANCED MATHEMATICS FOR ELECTRICAL	L	T	P	C
N	1.E	20MA1102	AND ELECTRONICS ENGINEERING	3	0	0	3
-	ourse ective	<ol> <li>Formulate life situati</li> <li>Understan</li> <li>Develop tl</li> </ol>	ring of hypothesis to infer outcome of experiments.  e and construct a mathematical model for a linear programm on.  d the network modeling for planning and scheduling the properties ability to use the concepts of Linear Algebra and Special nowledge of Fuzzy logic and Fuzzy Algebra.	oject	activi ctions	ties. for	,
Unit	•		Description			ructio Hours	
	TESTIN	G OF HYPOTHESI	ES				
Ī	and F dis	g distributions -Type l stributions for testing stes and Goodness of	and Type II errors - Tests based on Normal, t, Chi-Square of mean, variance and proportions -Tests for Independence fit.			9	
	LINEAR	R PROGRAMMING					
11	Formulat Transpor	ion - Graphical soluti tation and Assignmen	on - Simplex method - Artificial variable Techniques - at Models		•	9	
	SCHEDI	ULING BY PERT A	ND CPM				
Ш	Resource	Construction - Critica Analysis in Network	al Path Method - Project Evaluation and Review technique - Scheduling.			9	
IV	Vector sp eigenvect	paces – norms - Inner l tors - Canonical form	Products - Eigen values using QR Factorization - generalized as - singular value decomposition and applications -pseudonations -Toeplitz matrices and some applications.	1		9	
<b>V</b>		LOGIC AND FUZZ	Y ALGEBRA c - Fuzzy sets of operations - Fuzzy membership Matrix.			9	
	Zubio pri	morphos of Fuzzy rogic	r uzzy sees of operations - 1 uzzy memoership iviatix.	•			
			Total Instructional Hours pasic concepts of Probability and Statistical techniques for		ing m	45 athem	atical
			ll be useful in solving engineering problems.  ortation and assignment models to find optimal solution	<b>.</b>	a-a-a-b		
_	ourse tcome	travelling.	ortation and assignment models to find optimal solution	ın	waren	ousing	g and
		CO4: Achieve an un	ct scheduling using PERT and CPM.  nderstanding of the basic concepts of algebraic equations an zzy logic in power system problems.	d me	ethod	of solv	ving
TEXT E	воок	The second secon	A Second System Programm				
T1 -	-Richard Br	onson, Gabriel B.Cos	ta, "Linear Algebra", Academic Press, Second Edition,200	7.			
T2 -	-Richard Jo		und's Probability and Statistics for Engineer", Prentice -Ha		h Edit	ion,	
200		"O	A T 1 d woth T tu				
	- 1ana H.A, ENCE RO		n, An Introduction "8th Edition, Pearson Education, 2008.				

#### REFERENCE BOOKS

- R1 -Gupta S.C. and Kapoor V.K."Fundementals of Mathematical Statistics", Sultan an Sons, 2001.
- R2 -Prem Kumar Gupta, D.S. Hira, "Operations Research," S. Chand & Company Ltd, New Delhi, 3rd edition, 2008.
- R3- Panner Selvam, Operations Research", Prentice Hall of India, 2002.
- R4- George J.Klir and Yuan, B., Fuzzy sets and fuzzy logic, Theory and applications, Prentice Hall of India Pvt.Ltd., 1997.

f. Haylac Signature of the Chairman, BOS

Chairman - BoS **ECE - HICET** 





PROGR	RAMME	COURSE CODE	NAME OF THE COURSE	L	T	P	C
M	.E	20AE1201	ADVANCED DIGITAL SYSTEM DESIGN	3	0	0	3
	ourse ective	<ol> <li>Basic cone</li> <li>Learn the</li> <li>Study the</li> </ol>	cepts of Sequential Circuit Design. cepts of Asynchronous Sequential Circuit Design concepts of fault modeling and fault - tolerant sy concepts of programmable logic devices. c concepts of System Design Using Verilog and F	/stems	nable D		
Unit	*		Description			Instruc Hou	
I	Analysis table, state chart and	e table assignment an realization using AS	nous sequential circuits and modeling- State dia and reduction-Design of synchronous sequential cir and.			9	
<b>П</b>	Analysis transition Static, dy	of asynchronous sequential and problems in the sequential and essential	ENTIAL CIRCUIT DESIGN  uential circuit – flow table reduction-races-state in transition table- design of asynchronous seque hazards – data synchronizers – mixed operating hing vending machine controller	ntial circ		9	
Ш	FAULT I Fault tabl Tolerance schemes -	DIAGNOSIS AND ? e method-path sensi e techniques — The e Built in self test.	TESTABILITY ALGORITHMS tization method – Boolean difference method-D compact algorithm – Fault in PLA – Test gene USING PROGRAMMABLE DEVICES	algorith eration-I	m - OFT	9	
IV	Programn	ning logic device fa	milies – Designing a synchronous sequential c ite state machine using PLD – FPGA – Xilinx F			9	
V	Hardware Modelling Synthesis simulation circuits us	g in Verilog HDL  - Synthesis of Fining of Verilog code - Sing Verilog - Regis	VERILOG  rilog HDL – Logic System, Data I pes and Open Behavioral Descriptions in Verilog HDL – ite State Machines – structural modeling – compared bench - Realization of combinational ansters – counters – sequential machine – serial address of simple microprocessor.	HDL Ba pilation d sequer	sed and	9	
			Total Instructi	onal Ho	urs	45	5
	ourse tcome	CO2: Design and CO3: Explore fau CO4: Learn of pro	analysis of sequential circuit.  analysis of asynchronous sequential circuit.  It diagnosis and testability algorithm ogrammable logic devices.  analysis of hardware description languages.				
TEXT B	BOOKS:	CO3. Design and	analysis of natuwate description languages.				
T1		es H.Roth Jr "Funda	mentals of Logic Design" Thomson Learning 20	04		•	
<b>T2</b>	M.D.	Ciletti, Modeling, S	ynthesis and Rapid Prototyping with the Verilog	HDL, Pi	rentice 1	Hall, 199	9.
REFER R1 R2 R3 R4	Parag Nripe	Arnold, Verilog Digi K.Lala "Digital syst andra N Biswas "Log	ital – Computer Design, Prentice Hall (PTR), 199 tem Design using PLD" B S Publications,2003 ic Design Theory" Prentice Hall of India,2001 ant and Fault Testable Hardware Design" B S Pu		ns,2002		

Signature of the Chairman, BOS

ature of the Chairman, BOS Chairman - BoS ECE - HiCET



Signature of the Dean Academics

Dean (Academics)
HICET

PROGRAM	ME COURSE CODE NAME OF THE COURSE L	T	P	C
M.E COURS OBJECTI	1. To understand the fundamentals of Digital Image 2. To analyze and design the Image transforms and Enhancement.	0	0	3
Unit	Description	In	struct Hou	
Intro I Perc Geor Con	tal Image Fundamentals.  oduction: Digital Image- Steps of Digital Image Processing Systems-Elements of Visual eption - Connectivity and Relations between Pixels. Simple Operations- Arithmetic, Logical, metric Operations. Mathematical Preliminaries - 2D Linear Space Invariant Systems - 2D volution - Correlation 2D Random Sequence - 2D Spectrum.  ge Transforms and Enhancement.		9	
II FFT Prop	ge Transforms: 2D Orthogonal and Unitary Transforms-Properties and Examples. 2D DFT-DCT -Hadamard Transform - Haar Transform - Slant Transform - KL Transform - erties And Examples. Image Enhancement: Histogram Equalization Technique - Point essing-Spatial Filtering-In Space And Frequency - linear Filtering-Use Of Different Masks.		9	
Imag III Matr By W Imag	ge restoration and construction. ge Restoration: Image Observation And Degradation Model, Circulant And Block Circulant ices and Its Application In Degradation Model - Algebraic Approach to Restoration-Inverse Viener Filtering – Generalized Inverse-SVD and Interactive Methods - Blind Deconvolutionate Reconstruction From Projections.		9	
Imag Varia IV Loss Edge Bour Erosi	ge compression & segmentation the Compression: Redundancy And Compression Models -Loss Less And Lossy. Loss Less- able-Length, Huffman, Arithmetic Coding - Bit-Plane Coding, Loss Less Predictive Coding, the Variation of Coding of Standary Extraction, the Variation of Standary of St		9	
V Diffe Imag	r and multispectral image processing Image-Processing Fundamentals, RGB Models, HSI Models, Relationship Between rent Models. Multispectral Image Analysis - Color Image Processing Three Dimensional e Processing-Computerized Axial Tomography-Stereometry-Stereoscopic Image Display- ed Surface Display.		9	
	TOTAL INSTRUCTIONAL HOURS		45	
COURSE	At the end of this course, students will be able to CO1: Identify various arithmetic and geometrical operations of image fundamental. CO2: Analyze the operation Image transforms and Enhancement. CO3: Design Image compression and restoration techniques. CO4: Design the Image compression and Segmentation. CO5: Create models for color and multispectral image processing.			
TEXT BO T1 Di T2 Di REFEREN	gital Image Processing, Gonzalez.R.C & Woods. R.E., 3/e, Pearson Education, 2008. gital Image Processing, Kenneth R Castleman, Pearson Education, 1995.			

1. Digital Image Procesing, S. Jayaraman, S. Esakkirajan, T. Veerakumar, McGraw Hill Education ,2009 R1

2. Fundamentals of Digital image Processing, Anil Jain. K, Prentice Hall of India, 1989. R2

R3 3.Image Processing, Sid Ahmed, McGraw Hill, New York, 1995

4.Image Processing: The Fundamentals, Maria Petrou, Costas Petrou, Wiley, 2010

Signature of the Chairman, BOS

Chairman - BoS VECE - HICET



<b>OGRAMM</b>	E COURS	E CODE	NAME OF	THE COURSE	L	T	P	C
M.E	20AI	E1202	EMBEDDED S	YSTEM DESIGN	3	0	. 0	3
Course Objective	1. 2. 3. 4. 5.	Study general a Understand bu Learn the embe	and single purpose proces is structures	edurs for various processes	stem			
Jnit			Description				uction ours	al
I ]	Embedded Sy Methodology	SYSTEM OVER ystem Overview , RT-Level Co e-Purpose Proce	, Design Challenges – Opombinational and Sequ	ptimizing Design Metrics, De ential Components, Optimi	sign zing		9	
II 1	GENERAL A Basic Archit Environment: Timers, Cour Memory Con	ND SINGLE PU ecture, Pipelini Application-Sp nters and watche cepts.	RPOSE PROCESSOR ing, Superscalar and Vi pecific Instruction-Set Pro	LIW architectures, Developr cessors (ASIPs) Microcontrol nalog-to-Digital Converters,	nent lers,		9	
m i	Based I/O, A and ARM Bu	ol Concepts, Mi rbitration, Seria s, Wireless Prot	icroprocessor Interfacing al Protocols, I <sup>2</sup> C, CAN at tocols – IRDA, Bluetooth NCURRENT PROCESS M	- I/O Addressing, Port and I and USB, Parallel Protocols - , IEEE 802.11.	Bus- PCI		9	
IV	Basic State Mod	Machine Model, el, Communica del, Real-time S	, Finite-State Machine wation among Processes, S	ith Data path Model, Concurynchronization among procethesis, Intellectual Property C	sses,		9 .	
$\mathbf{v}$	Compilation	Process - Librai	EVELOPMENT TOOLS A ries – Porting kernels – C techniques – RTOS – Sys	extensions for embedded syst	ems		9	
				<b>Total Instructional H</b>	ours		45	
Course Outcome	CO	O2: Evaluate the O3: Compare va	various embedded system e general and single purpo arious bus structures the process models					

- Bruce Powel Douglas, "Real time UML, second edition: Developing efficient objects for embedded systems", 3rd Edition 1999, Pearson Education.
- T2 Frank Vahid and Tony Gwargie, "Embedded System Design", John Wiley & sons, 2002.

#### **REFERENCE BOOKS:**

- R1 Daniel W.Lewis, "Fundamentals of embedded software where C and assembly meet", Pearson Education, 2002.
- R2 Steve Heath, "Embedded System Design", Elsevier, Second Edition, 2004.
- R3 Jonathan W.Valvano: "Embedded Microcomputer Systems Real Time Interfacing", Cengage Learning; Third of later edition
- R4 Osborn.G, "Embedded microcontroller and p0rocessor design", Pearson

P. Hay La L.
Signature of the Chairman, BOS





GRAMME	COURSE CODE	NAME OF THE COURSE	L	T	P	C
M.E	20AE1204	RESEARCH METHODOLOGY	3	0	0	3
Course Objectives	<ul><li>2. Understand the</li><li>3. Acquire knowle</li><li>4. Confer about th</li></ul>	c knowledge for carrying out research work concepts in various research designs. Edge about Experimental design and Data of e multivariate analysis techniques owledge on Research Practices and Report	ollection	7.		
Unit		Description	,		ructional hours	
	RODUCTION TO RES				nom 2	
resea Sign	arch -Importance of resear ificance-Problems in rese	es of research, Meaning of research-Chara rch activities- Types of research-Research arch-Qualities of good researcher- Resear	approaches-		9	
	SEARCH DESIGN  nulation of the research d	esign: Process-classification of research d	aciona Evn	lorotom	-	
Seco expe	ondary resource analysis- rimentation-factors affect	Two-tired research designValidity in ing external validity-classification of expension expension of expension in the contraction of expensions.		ioratory	9	
III DAT	TA COLLECTION MET	THODS				
		41 C 1 + O1 T				
Clas Coll	sification of Data-Collect ection of data through Qu	ction of primary data-Observation-Interviuestionnaires-schedules-collection of seco	ndary data-		9	
Clas Coll Rese	sification of Data-Collect ection of data through Quarch applications of second	uestionnaires-schedules-collection of seco ondary data-Benefits and drawbacks-class	ndary data-		9	
Clas Coll Rese seco	sification of Data-Collection of data through Quarch applications of secondary data-Internal -Extended LTIVARIATE ANALYS	uestionnaires-schedules-collection of seco ondary data-Benefits and drawbacks-class rnal data sources.	ndary data- ification of	•	9	

Total instructional hours CO1: Observe the various approaches to do research.

Course

CO2: Carryout the research design.

work-Oral presentation.

Outcomes

- CO3: Evaluate the data collection for research activities.
- CO4: Acknowledge the function of Multivariate Analysis Techniques

Literature review-Conference proceedings-Journals-Journal Impact Factor (JFI)-Citation index-h-index-Significance of report writing-Different steps in writing

report-Layout of report writing-Types of reports-Mechanics of writing a research report-precautions for writing research reports-Conclusion and Scope for future

CO5: Organize the research activity systematically and prepare research report effectively.

#### **TEXT BOOKS:**

- T1. C.R. Kothari, Research Methodology Methods & Techniques, NEW Age International (P) Limited, New Delhi, 2007.
- T2. Dr. Deepak Chawla, Dr. Neena Sondhi, Research Methodology concepts and cases, Vikas Publishing House Pvt. Ltd., New Delhi, 2011

#### **REFERENCE BOOKS:**

- R1. K. Prathapan, Research Methodology for Scientific Research, I.K. International Publishing House Pvt. Ltd. New Delhi, 2014L.
- R2. R. Panneerselvam, Research Methodology, PHI Learning Private Limited, New Delhi, 2011.
- R3. Donald H. McBurney, Research Methods, Thomson Asia Pvt. Ltd. Singapore, 2002.

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET



Signature of the Dean Academics

9

45



PROGRAMME COURSE CODE

M.E

20AE1001

NAME OF THE COURSE ELECTRONIC SYSTEM DESIGN LABORATORY T P C

1. Impart the knowledge on Interfacing of different Processor.

Course Objective

- 2. Testing of flash controller programming.
- 3. Analyze of process control and PCB designing.4. Intend and analysis of modulator and demodulator.
- 5. Design system using instrumentation amplifier.

# Expt. No.

### Description of the experiments

- 1 Study of different interfaces (using Embedded Microcontroller).
- 2 Flash Controller Programming Data flash, with erase, verify and Fusing.
- 3 Design of Wireless Data Modem.
- 4 PCB layout design using CAD tool.
- 5 Design of Process Control Timer.
- 6 Design of AC/DC voltage regulator using SCR.
- 7 Design of an Instrumentation Amplifier.
- 8 Implementation of Adaptive filters and multistage multi-rate system in DSP processor.
- 9 Sensor design using simulation tools.
- 10 Design of Temperature sensor using Instrumentation Amplifier.

**Total Practical Hours** 

45

CO1: Design various analog / digital transceiver systems and control different process.

Course Outcome CO2: Analyze flash controller programming and wireless data modem. CO3: Analyze PCB designing for various circuits.

CO4: Propose interfaces using modulator and demodulator.

CO5: Design and analysis of operational and instrumentation amplifiers.

P. Hay La-

Signature of the Chairman, BOS

Chairman - Bos ECE - HiCET





PROGRAMME	COURSE	CODE

M.E

20AE1002

# NAME OF THE COURSE EMBEDDED SYSTEMS LABORATORY

L T P

C

Impart the knowledge on various analog / digital transceiver systems and control different process.

Course Objective

- 2. Design system using 8086 and 8051 Microcontroller.
- 3. Study and design wireless network using embedded systems.
- 4. Study the different interfaces using Embedded Microcontroller.
- 5. Intend and analysis of real time operating system.

# Expt. No.

#### Description of the experiments

- 1 System design using PIC Micro controller and its applications.
- 2 Testing of RTOS environment and system programming using ARM7 Processor.
- 3 System design using 8051 Micro Controller, 8086 Micro Processor.
- 4 RTC using PIC Micro Controller.
- 5 Elevator controller using PIC Micro Controller.
- 6 Modern Train Controller using PIC micro controller.
- 7 Study of MSP430 and 8086-16 bit Microprocessor its applications
- 8 Designing of Wireless Network using Embedded System.
- 9 Sensor design using simulation tools.
- 10 Study of 32 bit ARM7 microcontroller RTOS and its applications

**Total Practical Hours** 

45

CO1: Design various analog / digital transceiver systems and control different process.

Course Outcome CO2: Propose interfaces using embedded Microcontroller. CO3: Experiment Wireless Network Using Embedded Systems.

CO4: Analyze the system using 8086 and 8051 Microcontroller.

CO5: Design and Analysis of Real Time Operating System

P. Hay La

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET





#### **SEMESTER-II**

PROGRAMME	COURSE CODE	NAME OF THE COURSE	L	T	P	C
M.E	20AE2201	ANALOG INTEGRATED CIRCUIT DESIGN	3	0	0	3
Course Objectives	loads. 2. Analyze high associated w 3. Study the diff current reference. 4. Gain the variance.	ingle stage amplifiers using pmos and nmos drip in frequency concepts of single stage amplifiers ith differential amplifiers. Ferent types of current mirrors and to know the ence circuits. ious applications in operational amplifier. Ferent concepts in stability and frequency comp	and noise	e charact	eristics	

Unit	Description	Instructional hours
	SINGLE STAGE AMPLIFIERS Basic MOS physics and equivalent circuits and models, CS, CG and Source Follower differential with active load, Cascode and folded cascode configurations with active load, Design of differential and cascode amplifiers – to meet specified SR, noise, gain, BW, ICMR and power dissipation, voltage swing, High gain amplifier, structures.	9
II	HIGH FREQUENCY AND NOISE OF CHARACTERISTICS	
	AMPLIFIERS  Miller effect, association of poles with nodes, frequency response of CS, CG and source follower, cascode and differential pair stages, Statistical characteristics of	9
	noise, noise in single stage amplifiers, noise in differential amplifiers.	
III	FEEDBACK AND ONE STAGE OPERATIONAL AMPLIFIERS	
	Properties and types of negative feedback circuits, effect of loading in feedback networks, operational amplifier performance parameters, One-stage Op Amps,	9
	Two-stage Op Amps, Input range limitations, Gain boosting, slew rate, power	
	supply rejection, noise in Op Amps.	
IV	STABILITY AND FREQUENCY COMPENSATION OF TWO STAGE	
	AMPLIFIER  Analysis of two stage Op amp – two stage Op amp single stage CMOS Cs as second stage and using cascode second stage, multiple systems, Phase Margin, Frequency Compensation, and Compensation of two stage Op Amps, Slewing in two stage Op	9
	Amps, Other compensation techniques.	•
V	BANDGAP REFERENCES  Current sinks and sources, Current mirrors, Wilson current source, Wildar current source, Cascode current source, Design of high swing cascode sink, current amplifiers, Supply independent biasing, temperature independent references, PTAT and CTAT current generation, Constant-Gm Biasing.	9
	Total instructional hours	45
Cou Outco	CO3: Familiarize the Operational Amplifiers	d Circuits

#### **TEXT BOOKS:**

- T1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", Tata McGraw Hill, 2001
- T2. Willey M.C. Sansen, "Analog Design Essentials", Springer, 2006.

#### **REFERENCE BOOKS:**

- Grebene, "Bipolar and MOS Analog Integrated Circuit Design", John Wiley & sons, Inc., 2003. **R1**.
- R2. Phillip E.Allen, Douglas R.Holberg, "CMOS Analog Circuit Design", Oxford University Press, 2nd Edition, 2002.
- Jacob Baker "CMOS: Circuit Design, Layout, and Simulation", Wiley IEEE Press, 3rd Edition, 2010.. R3.

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics
Dean (Academics) **HICET** 

36

PROGRAMME	COURSE CODE	NAME OF THE COURSE	. L	T	P
M.E	20AE2202	VLSI DESIGN TECHNIQUES	3	0	0
	To impart knowledge	on			
		d the fundamentals of MOS transistor theory.			
COURSE		nd design the CMOS technologies.			
OBJECTIVE	<ol><li>To study and</li></ol>	discuss characteristics and performance estimation	n.		
OBJECTIVE	4. To study and	understand the VLSI system components.			
	<ol><li>To understan</li></ol>	d Verilog programming.			

Unit		Description	Instructional Hours			
	INTRODUCT	ION TO MOS TRANSISTOR THEORY				
	MOS transistors	s, CMOS logic, MOS transistor theory-Introduction, Enhancement mode				
I	transistor action	, Ideal I-V characteristics, Simple MOS capacitance Models, Detailed MOS	9			
	gate capacitance	e model, Detailed MOS Diffusion capacitance model, Non ideal I-V effects,				
	DC transfer cha	racteristics, VLSI Design flow				
		NOLOGY AND DESIGN RULE				
	CMOS fabricati	ion and Layout, CMOS technologies, P-Well process, N-Well process, twin-				
II	tub process, MC	OSlayers stick diagrams and Layout diagram, Layout design rules, Latch up in	9			
	CMOS circuits,	CMOS process enhancements, Technology-related CAD issues, Fabrication				
	and packaging.					
	CIRCUIT CHA	ARACTERISATION & PERFORMANCE ESTIMATION				
	Determination of Pull-up to Pull-down ratio for NMOS inverter, super buffers, Driving large					
Ш	capacitance loads, Circuits families, transmission gates, Delay estimation, Power dissipation,					
$\pi_{i} \in \mathcal{F}_{i}$	Design margin,	Scaling of MOSCircuits.				
		M COMPONENTS CRCUITS				
IV						
14	Rinnle corredd	ecoders, comparators, priority encoders, Shift registers. Arithmetic circuits—ers, Carry look ahead adders, High-speed adders, Multiplier	9			
	VERU OG HA	RDWARE DESCRIPTION LANGUAGE				
		rital design with Verilog HDL, hierarchical modeling concepts, basic				
V		les and port definitions, gate level modeling, data flow modeling, behavioral	9			
	modeling task	& functions, Test Bench.				
	modeling, wask c					
		TOTAL INSTRUCTIONAL HOURS	45			
		CO1: Identify various MOS transistor theory				
		CO2: Analyze the CMOS technology and to design.				
COURSI	E OUTCOME	CO3: Design and analyze circuit characteristics and Performance.				
		CO4: Design the VLSI system components and circuits.				

CO5: Create models using Verilog programming.


#### **TEXT BOOKS:**

- Neil H.E.Weste, David Harris and Ayan Banerjee, "CMOS VLSI Design a circuits and systems perspective, Third **T1** Edition, Pearson Education, 2010
- Douglas A.Pucknell and Kamran Eshraghian, "Basic VLSI Design", Third Edition, Prentice-Hall of India 2004. T2 REFERENCES:
- R1 Samir Palnitkar, "Verilog HDL a Guide to Digital Design and Synthesis", Second Edition, Pearson Education, 2010.
- John P.Uyemura "Introduction to VLSI Circuits and Systems", Wiley India Edition, 2006. R2
- R3 Neil H.E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design, Pearson Education ASIA, 2nd edition,

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET





PROGRA	AMME	COURSE	E CODE	NAME OF THE COURSE
M.:	E	20AE	2001	VLSI DESIGN LABORATORY
Course Objective	;	1. 2. 3. 4. 5.	Study various Gain the known Analyze vari	oftware tools for VLSI. as design methods for VLSI circuits. owledge about circuit designing. ious applicationsusing VHDL and Verilog. digital system and simulator.
EXPT. No			Des	cription of the Experiments
1.	Design	and Simulat	ion of Arithm	etic /logic operator circuits using verilog/VHDL
2.	Design a	and 8-bit sig	ned multiplic	ation algorithm using verilog / VHDL
3.	Modelin	ng of Combi	national/Sequ	ential Circuits Using Verilog HDL
4.	Simulat	ion of Digita	al Circuits usi	ng Xilinx ISE.
5.	Design a	and Simulat	ion of Digital	Circuits using VHDL and Porting them into FPGA.
6.	Layout	of Simple N	MOS/CMOS	Circuits.
7.	Analysis	s of Asynch	ronous and cl	ocked synchronous sequential circuits.
8.	Design a	and Implem	entation of A	LU in FPGA using VHDL and Verilog.

**Total Practical Hours** 

45

 $\mathbf{C}$ 

CO1: Use the software tools for designing and simulation.

CO2: Design the various VLSI circuits using VHDL programming.

Course Outcome

9.

10.

CO3: Familiarize the applications of VLSI circuits.

CO4: Analysis the MAC unit using verilog.

Modeling of Sequential Digital system using Verilog and VHDL.

Modeling of MAC unit using verilog / VHDL

CO5: Design the VLSI circuits using Xillinx ISE tool.

Signature of the Chairman, BOS

Chairman - BoŞ ECE - HiCEŢ





#### **SEMESTER-III**

PROGRAMME M.E COURSE CODE 20AE3901 NAME OF THE COURSE DISSERTATION - I

L T P C

Analyze a methodology to select a project and able to develop a hardware/software project.

Course Objective 2. Transform the ideas behind the project with clarity.

Validate the technical report.

A candidate is permitted to work on projects in an Industrial / Research Organization, on the recommendations of the Head of the Department concerned.

Description of the project work

A project must be selected either from research literature published list or the students themselves may propose suitable topics in consultation with their guide.

The aim of the project work is to strengthen the comprehension of principles by applying them to a new problem which may be the design and manufacture of a device, a research investigation or a design problem.

The project work shall be supervised by a supervisor of the department, (and an expert in industry if it is a industrial project), and the student shall be instructed to meet the supervisor periodically and to attend the review committee meeting for evaluation of the progress.

In case of candidates not completing Phase-I of project work successfully, the candidates can undertake Phase-I again in the subsequent semester. In such cases the candidates can enroll for Phase-II, only after successful completion of Phase-I.

The Project report shall be prepared and submitted according to the approved guidelines as given by the Controller of Examination and bonafied duly signed by Supervisor and the Head of the Department.

CO1: Realize the skills acquired in the previous semesters to solve complex engineering problems.

CO2: Build up an innovative model / prototype of an idea related to the field of specialization.

Course Outcome

CO3: Create the work individually to identify, troubleshoot and build products for environmental and societal issues.

CO4: Effective presentation of ideas with clarity.

CO5: Evaluate surveys towards developing a product which helps in life time learning.

P. Hay La-

Signature of the Chairman, BOS

Chairman - Bos ECE - HiCET



Signature of the Dean Academics

Dean (Academics)

#### **SEMESTER IV**

PROGRAMME	COURSE CODE	NAME OF THE COURSE	L	T	P	С
M.E	20AE4901	DISSERTATION - II	0	0	30	15
	4					

1. Analyze a methodology to select a project and able to develop a hardware/software project.

Course

2. Transform the ideas behind the project with clarity.

Objective 3. Validate the technical report.

#### Description of the project work

The Project work (Phase II) shall be pursued for a minimum prescribed period as per regulation.

The project work shall be supervised by a supervisor of the department, (and an expert in industry if it is a industrial project), and the student shall be instructed to meet the supervisor periodically and to attend the review committee meeting for evaluation of the progress.

The Project report shall be prepared and submitted according to the approved guidelines as given by the Controller of Examination and bonafied duly signed by Supervisor and the Head of the Department.

CO1: Realize the skills acquired in the previous semesters to solve complex engineering problems.

CO2: Build up an innovative model / prototype of an idea related to the field of specialization.

Course Outcome CO3: Create the work individually to identify, troubleshoot and build products for environmental and societal issues.

CO4: Effective presentation of ideas with clarity.

CO5: Evaluate surveys towards developing a product which helps in life time learning.

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET Chairman \*HOUSTERN OF ENGLANDS

Signature of the Dean Academics

Dean (Academics)

PROGRAMME	COURSE CODE	NAME OF THE COURSE	, <b>T</b>	T	P	C
M.E.	20AE2304	PHYSICAL DESIGN OF VLSI CIRCUITS	3	0	0 4	. 3

To introduce the physical design concepts such as routing, placement, partitioning and Course

Objective To study the performance of circuits layout designs, compaction techniques

Unit	Description	Instructional hours
<b>I</b>	INTRODUCTION TO VLSI TECHNOLOGY Layout Rules-Circuit abstraction Cell generation using programmable logic array transistor chaining, Wein Berger arrays and gate matrices-layout of standard cells gate arrays and sea of gates, field programmable gate array(FPGA)-layout methodologies Packaging-Computational Complexity - Algorithmic Paradigms.	9
II	PLACEMENT USING TOP-DOWN APPROACH Partitioning: Approximation of Hyper Graphs with Graphs, Kernighan-Lin Heuristic Ratio cut partition with capacity and i/o constrants. Floor planning: Rectangular dual floor planning hierarchical approach- simulated annealing- Floor plan sizing Placement: Cost function- force directed method- placement by simulated annealing partitioning placement- module placement on a resistive network – regular placement	9
Ш	linear placement.  ROUTING USING TOP DOWN APPROACH Fundamentals: Maze Running- line searching- Steiner trees Global Routing: Sequential Approaches - hierarchial approaches - multi commodity flow based techniques - Randomised Routing- One Step approach - Integer Linear Programming Detailed Routing: Channel Routing - Switch box routing. Routing in FPGA: Array based FPGA- Row based FPGAs	9
IV	PERFORMANCE ISSUES IN CIRCUIT LAYOUT Delay Models: Gate Delay Models- Models for interconnected Delay- Delay in RC trees. Timing – Driven Placement: Zero Stack Algorithm- Weight based placement-Linear Programming Approach Timing riving Routing: Delay Minimization- Click Skew Problem- Buffered Clock Trees. Minimization: constrained via Minimization unconstrained via Minimization- Other issues in minimization	9
v	SINGLE LAYER ROUTING, CELL GENERATION AND COMPACTION Planar subset problem(PSP)- Single Layer Global Routing- Single Layer detailed Routing- Wire length and bend minimization technique – Over The Cell (OTC) Routing Multiple chip modules(MCM)- programmable Logic Arrays- Transistor chaining- Wein Burger Arrays- Gate matrix layout- 1D compaction- 2D compaction.	9
	Total instructional hours	45
	After completion of the course the learner will be able to	

CO1: Explain different types of routing Course

CO2: Discuss performance issues in circuit layout Outcome CO3: Outline 1D compaction- 2D compaction.

#### **REFERENCE BOOKS:**

Preas M. Lorenzatti, "Physical Design and Automation of VLSI systems", The Benjamin Cummins **R1**.

Sarafzadeh, C.K. Wong, "An Introduction to VLSI Physical Design", McGraw Hill Int. Edition R2.

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET





### Second Semester- (List of Professional Electives I, II, III)

NAME OF THE COURSE

L

T

 $\mathbf{C}$ 

1 1/	COLUMNI	TE COURSE CODE	NAME OF THE COURSE	L	Г	C
	ME	19AE <b>Z</b> 303	ASIC AND FPGA DESIGN	3 0	0	3
	ourse jective		erent types of FPGA			
Unit		Desc	cription	Instruct	ional	Hours
<b>I</b>	Types of Technology Antifuse	ogies:	s used in ASIC Design - Programming  OM Technology, Programmable Logic Devices:  ays - CPLDs and FPGAs		9	
п	System Measure		g Methods - Interconnect Delay Models and lacement - Routing : Global Routing - Detailed on - DRC		9	
ш	Design S Languag VHDL a	e - PLA Tools - EDIF- CFI Design	D TESTING  Attention Action Ac		9	
IV	Physical		ks, Routing Architecture, FPGA Design: FPGA - Placement & Routing - Register Transfer (RT) hesis - Logic Minimization		9	
v . <b>V</b>	SOC DE Design N Techniqu	SIGN fethodologies – Processes and Flow	s - Embedded Software Development for SOC - SOC - Hardware / Software CoDesign - Case		9	
			Total Instructional Hours		45	
Outo	urse come FEXT BO T1 - David 2004.	CO4: Outline the different architecture CO5: Discuss the design issues of SOOKS:	SIC and PLD rmance algorithms in ASICs nulation and testing of digital systems ares of FPGA DC Digital Integrated Circuits, 3 <sup>rd</sup> Edition, Tata Mc			
		CE BOOKS:	Cavain, i vanoni, 2003.			

**PROGRAMME** 

**COURSE CODE** 

R1 - Parag.K.Lala, Digital System Design using Programmable Logic Devices, BSP, 2003.

R2 - Wayne Wolf, FPGA-Based System Design, Prentice Hall PTR, 2004.

R3 - Sudeep Pasricha and NikilDutt, On-Chip Communication Architectures System on Chip Interconnect, Elsevier, 2008.

R4 - Farzad Nekoogar and Faranak Nekoogar, From ASICs to SOCs: A Practical Approach, Prentice Hall PTR, 2003.

P. Hay La-

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics

Dean (Academics) HICET

PROGRA M.1		COURSE CODE NAME OF THE COUPSE L 20AE 2308 WIRELESS ADHOC AND SENSOR NETWORKS 3	<b>T</b>		<b>P</b> 0	<b>C</b> 3
	1	To understand the basics of Ad-hoc & Sensor Networks.				
	2	To learn various fundamental and emerging protocols of all layers				
Course	3	To study about the issues pertaining to major obstacles in establishment and effici	ent n	nanag	eme	nt o
Objectives	s	Ad-hoc and sensor networks.		Ŭ		
	4	To understand the nature and applications of Ad-hoc and sensor networks.				
	5	To understand various security practices and protocols of Ad-hoc and Sensor Netw	orks.			
Unit		Description		Instr		
	MAC	& TCP IN AD HOC NETWORKS		Н	ours	S
		nentals of WLANs – IEEE 802.11 Architecture - Self configuration and Au	to			
I		tration-Issues in Ad-Hoc Wireless Networks – MAC Protocols for Ad-Hoc Wireless			9	
. •		rks – Contention Based Protocols - TCP over Ad-Hoc networks-TCP protocol overview				
		and MANETs – Solutions for TCP over Ad-Hoc Networks.	**			
		ING IN AD HOC NETWORKS				
		g in Ad-Hoc Networks- Introduction-Topology based versus Position bas	ed			
**		sches-Proactive, Reactive, Hybrid Routing Approach-Principles and issues – Location			,	
II		s - DREAM - Quorums based location service - Grid - Forwarding strategies - Gree			9	
		forwarding - Restricted directional flooding- Hierarchical Routing- Issues as				
		nges in providing QoS.				
4 *	MAC,	ROUTING & QOS IN WIRELESS SENSOR NETWORKS				
7	Introdu	ction - Architecture - Single node architecture - Sensor network design consideration	18	ં ું		
		gy Efficient Design principles for WSNs - Protocols for WSN - Physical Layer				
Ш		eiver Design considerations - MAC Layer Protocols - IEEE 802.15.4 Zigbee - Lin			9	
39		and Error Control issues - Routing Protocols - Mobile Nodes and Mobile Robots - Da				
		& Contention Based Networking - Transport Protocols & QOS - Congestion Contr	ol 🗎			
		- Application Layer support				
		OR MANAGEMENT				
IV		Management - Topology Control Protocols and Sensing Mode Selection Protocols			9	
		ynchronization - Localization and positioning - Operating systems and Sensor Netwo	rk		-	
		nming – Sensor Network Simulators.				
		RITY IN AD HOC AND SENSOR NETWORKS				
<b>X</b> 7		y in Ad-Hoc and Sensor networks – Key Distribution and Management – Softwa			^	
V		Anti-tamper techniques – water marking techniques – Defense against routing attacks Adhoc routing protocols – Broadcast authentication WSN protocols – TESLA – Bil			9	
		or Network Security Protocols – SPINS	)a			
	- Schist	Total Instructional Hou	re		45	
	CO1	Identify different issues in wireless ad hoc and sensor networks.			72	
2.4	CO2	Analyze protocols developed for ad hoc and sensor networks.				
Course	CO3	Identify and address the security threats in ad hoc and sensor				
ıtcomes	CO4	Establish a Sensor network environment for different type of applications.				
	CO5	Understand the security in Ad hoc and Sensor networks				
T BOOI						

#### TE

- **T1** Education, 2004.
- Waltenegus Dargie, Christian Poellabauer, "Fundamentals of Wireless Sensor Networks Theory and Practice", John T2 Wiley and Sons, 2010.

#### **REFERENCE BOOKS:**

- Carlos De Morais Cordeiro, Dharma Prakash Agrawal "Ad Hoc and Sensor Networks: Theory and Applications R1 (2nd Edition), World Scientific Publishing, 2011.
- R2 C.K.Toh, "Ad Hoc Mobile Wireless Networks", Pearson Education, 2002.
- Holger Karl, Andrea's willig, "Protocols and Architectures for Wireless Sensor Networks, John Wiley & Sons, Inc R3 .2005.
- Subir Kumar Sarkar, T G Basavaraju, C Puttamadappa, "Ad Hoc Mobile Wireless Networks", Auerbach R4 Publications, 2008.

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics Dean Academid

PROGRAMME COURSE CODE
M.E 20AE 2310 SATELLITE COMMUNICATIONS AND NAVIGATION SYSTEMS

L T P C 3 0 0 3

To impart knowledge on

**COURSE OBJECTIVE** 

1. Understand the necessity for satellite based communication, the essential elements involved and the transmission methodologies.

Understand the different interferences and attenuation mechanisms affecting the satellite link design.

 Expose the advances in satellite based navigation, GPS and the different application scenarios..

Unit	Description	Instructional Hours
I	ELEMENTS OF SATELLITE COMMUNICATION Satellite Systems, Orbital description and Orbital mechanics of LEO, MEO and GSO, Placement of a Satellite in a GSO, Antennas and earth coverage, Altitude and eclipses, Satellite drift and station keeping, Satellite – description of different Communication subsystems, Bandwidth allocation.	9
П	SATELLITE SPACE SEGMENT AND ACCESS Introduction; attitude and orbit control system; telemetry, tracking and command; power systems, communication subsystems, antenna subsystem, equipment reliability and space qualification, Multiple Access: Demand assigned FDMA - spade system - TDMA - satellite switched TDMA - CDMA.	9
ш	SATELLITE LINK DESIGN Basic link analysis, Interference analysis, Rain induced attenuation and interference, Ionospheric characteristics, Link Design: System noise temperature and G/T ratio, Downlink and uplink design, C/N, Link Design with and without frequency reuse, link margins, Error control for digital satellite link.	9
IV	SATELLITE BASED BROADBAND COMMUNICATION VSAT Network for Voice and Data – TDM/TDMA, SCPC/DAMA, Elements of VSAT Network, Mobile and Personal Communication Services, Satellite based Internet Systems, Multimedia Broadband Satellite Systems, UAVs.	9
<b>v</b>	SATELLITE NAVIGATION AND GLOBAL POSITIONING SYSTEM Radio and Satellite Navigation, GPS Position Location Principles of GPS Receivers and Codes, Satellite Signal Acquisition, GPS Receiver Operation and Differential GPS, INS, Indian Remote Sensing and ISRO GPS Systems.	9
	TOTAL INSTRUCTIONAL HOURS	45

After completion of the course the learner will be able to

**COURSE OUTCOME** 

CO1: Demonstrate an understanding of the basic principles of satellite based the essential elements involved and the transmission methodologies.

communication

CO2: Familiarize with satellite orbits, placement and control, satellite link design and the communication system components.

CO3: Demonstrate an understanding of the different interferences and attenuation mechanisms affecting the satellite link design.

CO4: Demonstrate an understanding of the different communication, sensing and navigational applications of satellite.

CO5: Familiarize with the implementation aspects of existing satellite based systems...

#### REFERENCES:

- R1 Wilbur L. Pritchard, Hendri G. Suyderhoud and Robert A. Nelson, "Satellite Communication Systems Engineering", Prentice Hall/ Pearson, 2007.
- R2 Timothy Pratt and Charles W.Bostain, "Satellite Communications", John Wiley and Sons, 2<sup>nd</sup> Edition, 2012.
- R3 D.Roddy, "Satellite Communication", McGraw Hill, 4th Edition (Reprint), 2009
- R4 Tri T Ha, "Digital Satellite Communication", McGraw Hill, 2<sup>nd</sup> Edition, 1990.
- R5 B.N.Agarwal, "Design of Geosynchronous Spacecraft", Prentice Hall, 1993.
- R6 Brian Ackroyd, "World Satellite Communication and Earth Station Design", BSP Professional Books, 1990.

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET



Signature of the Dean Academics

Dean (Academ)

### PROGRAMME COURSE CODE

NAME OF THE COURSE

L T 1 C

M.E.

20AE2313

Machine Learning

Course Objectives To study the Mathematical background of machine learning

To enable the student to understand the concept of machine learning

3 To learn the fundamentals of different Neural network architectures

4 To know the machine learning application in wireless communication and bio-medical.

5 To expose the student to be familiar with a set of well-known supervised, semi-supervised and unsupervised learning algorithms.

	Unit		Description	Instructional Hours
I	Lin dec dist	ear A ompos ributio	MATICAL BACKGROUND  lgebra — Arithmetic of matrices, Norms, Eigen decomposition, Singular value ition, Pseudo inverse,  Component analysis. Probability theory — probability n, conditional probability, Chain rule, Bayes rule, Information theory, Structured tic models.	9
П	Sup Lin	ervised ear reg	TE LEARNING BASICS If and Unsupervised learning, Capacity, Overfitting and Underfitting, Cross Validation, pression, Logistic Regression, Regularization, Naive Bayes, Support Vector Machines ecision tree, Random forest, K-Means Clustering, k nearest neighbor.	9
IV	Net proposed MI Wa OF down	dforwa, VGG, vork(I work(I wor	NETWORKS and Networks, Back propagation, Convolutional Neural Networks-LeNet, AlexNet, ZF-Net, GoogLeNet, ResNet, Visualizing Convolutional Neural Networks, Guided Back on, Deep Dream, Deep Art, Fooling Convolutional Neural Networks. Recurrent Neural RNN) – Back propagation through time (BPTT), Vanishing and Exploding Gradients.  TRELESS AND SECURITY Ing power allocation, Optimization for MIMO Systems, OFDM Systems and MIMO-stems. Optimization in beamformer design – Robust receive beamforming, Transmit beamforming. Application: Radar for target detection, Array Processing, MUSIC, ML in neel analysis.	9
V	Ma Aut	chine lomated	CO-MEDICAL Learning in Medical Imaging. Deep Learning for Health Informatics. Deep Learning in ECG Noise Detection and Classification System for Unsupervised Healthcare g. Techniques for Electronic Health Record (EHR) Analysis  Total Instructional Hours	9 <b>45</b>
	urse mes		Demonstrate understanding of the mathematical principles underlying machine learning.	ons e real-world
			DO DO ONTO	

#### **REFERENCE BOOKS:**

- R1. Ian Goodfellow, Yoshua Bengio, and Aaron Courville, "Deep learning", Cambridge, MA, MIT Press, 2017.
- R2. Tom M. Mitchell, "Machine Learning", McGraw Hill, 1997.
- R3. Ethem Alpaydin, "Introduction to machine learning", MIT Press, 3rd Edition, 2014.
- R4. M. N. Wernick, Y. Yang, J. G. Brankov, G. Yourganov and S. C. Strother, "Machine Learning in Medical Imaging", IEEE Signal Processing Magazine, vol. 27, no. 4, pp. 25-38, July 2010.
- R5. Ravi et al., "Deep Learning for Health Informatics," IEEE Journal of Biomedical and Health Informatics, vol. 21, no. 1, pp. 4-21, Jan. 2017.
- R6. R6-U. Satija, B. Ramkumar and M. S. Manikandan, "Automated ECG Noise Detection and Classification", IEEE Journal of Biomedical and Health Informatics PP(99), March 2017.
- **R6** "System for Unsupervised Healthcare Monitoring," IEEE Journal of Biomedical and Health Informatics, vol. 22, no. 3, pp. 722-732

P. Hayla

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics

Dean (Academica)

					97			
BD O C	170 A B.A		COURSE CORE	NAME OF THE COMPON	#11 #12	_	_	_
PROG		IME		NAME OF THE COURSE	", L	T	P	C
	M.E.		20AE2315	PCB DESIGN AND FABRICATION	3	0	0	3
		1	To expose the students to	the basics of PCB design				
		2		he software through a very simple design				
Cours	se			cal aspect of PCB design and to aid in und	erstanding th	e des	ign is	sues.
Objecti		3	manufacturing processes	p				, Jacob
•		4	To address the electrical a	spect of PCB design				
		5		the state of art technology in PCB design and m	nanufacturing			
Unit				Description		In	struci	
	DAG	TCC	OF PCB DESIGN AND T	-			Hou	rs
				PCB cores and layer stack-up. PCB fabrica	ation magaza			
				ing, Mechanical Layer registration. Function of				
I				iles Created by Layout - Layout format files,			9	
				and files. Introduction to the Standards Organiza				
			s of PCBs.		,			
	PCB	DE	SIGN FLOW USING CAI	D TOOL				
	Over	rview	of Computer-Aided Desig	n. Project structures and the layout toolset- Project	ject Setup and	l		
				t Environment and Tool Set. Creating a Circui				
П				ing parts, Wiring (connecting) the parts, creating			9	
				CB with Layout- Starting Layout and importing				
				ting a board outline, Placing the parts, Auto rou				
				aces, Post processing the board design for manu	facturing.			
			FOR MANUFACTURIN					
				rocesses- Component Placement and Orien				
Ш				le Devices. Compare ant Spacing for Surface Mon cing Requirements. Footprint and Padstack De			٥	
1111				r Surface-Mounted Devices- Land Patterns for			9	
				ad ratio, PTH land dimension (annular ring wid				
				ermask and solder paste dimensions.	ui), Cicai alice	,		
			SIGN FOR SIGNAL INT					
				PCB Layout, Issues Related to PCB Layout, C	Fround Planes			
IV				l Characteristics, PCB Routing Topics, Makin			9	
							-	

capture parts, The Capture Part Libraries, Types of Packaging, Pins, Part Editing Tools,

Constructing Capture Parts, making and editing layout footprints.

EMERGING ADDITIVE PROCESSES FOR PCB MANUFACTURING

Fundamentals of additive manufacturing, classification, advantages and standards on Additive manufacturing. Stereo lithography (SL), Stereo lithography (SL), Fused Deposition Modelling (FDM), Three Dimensional Printing (3DP), Materials, Applications. Voltera-V-one PCB double side Printer, Bot Factory- SV2-multi layer PCB printer, LPKF circuit board plotter and LDS Prototyping.

Total Instructional Hours

45

- CO1 To understand the basics, industry standards organizations related to the design and fabrication of PCBs.
- CO2 Leads new users of the software through a very simple design

Course Outcomes

- CO3 To know and guide in designing plated through-holes, surface-mount lands, and Layout footprints in general.
- CO4 To know to construct Capture parts using the Capture Library Manager and Part Editor and the PSpice Model Editor.
- CO5 To understand and to fabricate PCBs

#### **TEXT BOOKS:**

- T1 Kraig Mitzner, "Complete PCB Design Using OrCad Capture and Layout", Newness, 1st Edition, 2009.
- T2 Simon Monk, "Make Your Own PCBs with EAGLE: From Schematic Designs to Finished Boards", McGraw-Hill Education TAB; 2nd Edition, 2017.

#### **REFERENCE BOOKS:**

- R1 Douglas Brooks, "Signal Integrity Issues and Printed Circuit Board Design", Prentice Hall PTR, 2003.
- R2 Lee W. Ritchey, John Zasio, Kella J. Knack, "Right the First Time: a Practical Handbook on High Speed PCB and System Design", Speeding Edge, 2003.

P. Hay La

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET: Chairman H. College of East

Signature of the Dean Academics
Dean (Academics)
HICET

PROGRAMME	COURSE CODE	NAME OF THE COURSE	L.	T	P	C
M.E	20AE2316	TESTING OF VLSI CIRCUITS	3	0	0	3

1. Understand logic fault models.

2. Learn test generation for sequential and combinational logic circuits.

Course Objective

3. Study the concepts of design for testability.4. Develop the self-test and their algorithms.

5. Acquire knowledge for the fault diagnosis.

Unit	Description	Instructional Hours
I	TESTING AND FAULT MODELLING Introduction to testing – Faults in Digital Circuits – Modelling of faults – Logical Fault Models – Fault detection – Fault Location – Fault dominance – Logic simulation – Types of simulation – Delay models – Gate Level Event – driven simulation.	9
п	TEST GENERATION  Test generation for combinational logic circuits – Testable combinational logic circuit design  Test generation for sequential circuits – design of testable sequential circuits	9
Ш	<b>DESIGN FOR TESTABILITY</b> Design for Testability – Ad-hoc design – generic scan based design – classical scan based design – system level DFT approaches	9
IV	SELF – TEST AND TEST ALGORITHMS  Built-In self-test – test pattern generation for BIST – Circular BIST – BIST Architectures  – Testable Memory Design – Test Algorithms – Test generation for Embedded RAMs.	9
<b>V</b>	FAULT DIAGNOSIS  Logical Level Diagnosis – Diagnosis by UUT reduction – Fault Diagnosis for Combinational Circuits – Self-checking design – System Level Diagnosis	9
	Total Instructional Hours	45
Cou Outc	CO3: Prepare design for testability	

#### **TEXT BOOKS:**

- T1 A.L.Crouch, "Design Test for Digital IC"s and Embedded Core Systems", Prentice HallInternational, 2002.
- T2 M.Abramovici, M.A.Breuer and A.D. Friedman, "Digital systems and Testable Design", JaicoPublishing House, 2002

#### **REFERENCE BOOKS:**

- R1 M.L.Bushnell and V.D.Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2002
- R2 P.K. Lala, "Digital Circuit Testing and Testability", Academic Press, 2002.

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET





PROGRAMME	COURSE CODE	#!! #!!	NAME OF THE COURSE	L	T	P	C
M.E	20AE2317		LOW POWER VLSI DESIGN	3	0	0	3

1. Identify sources of power in an IC.
2. Understand the power reduction techniques based on technology independent and technology dependent.

Objective 3. Study the Power dissipation mechanism in various MOS logic style.

4. Design the suitable techniques to reduce the power dissipation.

5. Develop the memory circuits with low power dissipation.

Unit	Description	Instructional Hours				
<b>I</b>	POWER DISSIPATION IN CMOS  Physics of power dissipation in CMOS FET devices – Hierarchy of limits of power – Sources of power consumption – Static Power Dissipation, Active Power Dissipation - Designing for Low Power, Circuit Techniques For Leakage Power Reduction - Basic principle of low power design POWER OPTIMIZATION	9				
п	Logic level power optimization – Circuit level low power design – Standard Adder Cells, CMOS Adders Architectures-BiCMOS adders - Low Voltage Low Power Design Techniques, Current Mode Adders - Types Of Multiplier Architectures, Braun, Booth and Wallace Tree Multipliers and their performance comparison DESIGN OF LOW POWER CMOS CIRCUITS	9				
Ш	Computer arithmetic techniques for low power system – low voltage low power static					
IV	Power Estimation techniques – logic power estimation – Simulation power analysis – Probabilistic power analysis.	9				
V	SYNTHESIS AND SOFTWARE DESIGN FOR LOW POWER  Synthesis for low power – Behavioral level transform – software design for low power	9				
	Total Instructional Hours	45				
Cou Outc	CO3: Design the low power CMOS circuits					

#### **TEXT BOOKS:**

- T1 Gary Yeap, "Practical low power digital VLSI design", Kluwer, 1998.
- T2 Kaushik Roy and S.C.Prasad, "Low power CMOS VLSI circuit design", Wiley, 2000.

#### **REFERENCE BOOKS:**

- R1 James B.Kulo, Shih-Chia Lin, "Low voltage SOI CMOS VLSI devices and Circuits", John Wiley and sons, inc. 2001.
- R2 A.P.Chandrasekaran and R.W.Broadersen, "Low power digital CMOS design", Kluwer, 1995
- R3 DimitriosSoudris, C.Pignet, Costas Goutis, "Designing CMOS Circuits for Low Power" Kluwer, 2002.

Signature of the Chairman, BOS

Chairman HOUSTHAM COLLEGE OF ENERGY

Signature of the Dean Academics

Chairman - Bos ECE - HiCET



PROGRAMME		COURSE CODE	NAME OF THE COURSE			L	T	P	C	7
	M.E	20AE2318	SYSTEM ON CHIP DESIGN			3	0	0	3	

Understand the basic concepts of SoC design.
 Learn the system level modeling methods.
 Study the concepts of hardware software co design.

Objective 4. Acquire the knowledge about synthesis.

5. Learn the soc verification and testing methods.

Unit	Description	Instructional Hours			
I	INTRODUCTION Introduction to SoC Design, system level design, methodologies and tools, system hardware: IO, communication, processing units, memories; operating systems: prediction of execution, real time scheduling, embedded OS, middle ware; Platform based SoC design, multiprocessor SoC and Network on Chip, Low power SoC Design SYSTEM LEVEL MODELLING	9			
П	SystemC: overview, Data types, modules, notion of time, dynamic process, basic channels, structure communication, ports and interfaces, Design with examples	9			
Ш	HARDWARE SOFTWARE CO-DESIGN Analysis, partitioning, high level optimisations, real-time scheduling, hardware acceleration, voltage scaling and power management; Virtual platform models, co-simulation and FPGAs for prototyping of HW/SW systems SYNTHESIS	9			
IV	System synthesis: Transaction Level Modelling (TLM) based design, automatic TLM generation and mapping, platform synthesis; software synthesis: code generation, multi task synthesis, internal and external communication; Hardware synthesis: RTL architecture, Input models, estimation and optimization, resource sharing and pipelining				
V	and scheduling  SOC VERIFICATION AND TESTING  SoC and IP integration, Verification: Verification technology options, verification methodology, overview: system level verification, physical verification, hardware/software co-verification; Test requirements and methodologies, SoC design for testability - System modeling, test power dissipation, test access mechanism				
	Total Instructional Hours	45 ~			
	CO1: Acquire the knowledge of soc fundamentals.  CO2: Model and specify systems at high level of abstraction.  CO3: Understand hardware, software co design methods.  CO4: Appreciate the co-design approach and virtual platform models.  CO5: Learn the Soc verification and testing methods.				

#### **TEXT BOOKS:**

- T1 D. Black, J. Donovan, SystemC: From the Ground Up, Springer, 2004.
- T2 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner, Embedded System Design: Modeling, Synthesis, Verification, Springer, 2009

#### **REFERENCE BOOKS:**

Course

- R1 Erik Larson, Introduction to advanced system-on-chip test design and optimization, Springer 2005
- R2 Grotker, T., Liao, S., Martin, G. & Swan, S. System design with System C, Springer, 2002.
- R3 Ghenassia, F. Transaction-level modeling with System C: TLM concepts and applications for embedded systems, Springer, 2010.

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET





#### PROGRAMME COURSE CODE

NAME OF THE COURSE COGNITIVE RADIO NETWORK C

3

M.E

20AE2319

To understand the fundamentals of Software Defined radio and compare various SDR platforms.

Cour

To enable the student to understand the evolving paradigm of cognitive radio communication and the enabling

technologies for its implementation. To enable the student to understand the essential functionalities and requirements in designing software defined

Obje radios and their usage for cognitive communication ctive

To analyze the various methods of implementing the Cognitive Radio functions

To exemplify the research challenges in designing a Cognitive Radio Network and the applications

Unit	Description	Instructional Hours
I	SOFTWARE DEFINED RADIO AND ITS ARCHITECTURE Definitions and potential benefits, software radio architecture evolution, technology tradeoffs and architecture implications. Essential functions of the software radio, basic SDR, hardware architecture, Computational processing resources, software architecture, top level component interfaces, interface topologies among plug and play modules.	9
п	COGNITIVE RADIOS AND ITS ARCHITECTURE  Marking radio self-aware, cognitive techniques – position awareness, environment awareness in cognitive radios, optimization of radio resources, Artificial Intelligence Techniques, Cognitive Radio – functions, components and design rules, Cognition cycle – orient, plan, decide and act phases, Inference Hierarchy, Architecture maps, Building the Cognitive Radio Architecture on Software defined Radio Architecture.	9
Ш	SPECTRUM SENSING AND IDENTIFICATION Overview-Classification-Matched Filter, waveform based sensing - cyclo stationary based sensing - Energy detector based sensing - Radio Identifier - Cooperative Sensing - Spectrum Opportunity Detection, Fundamental Trade-offs: Performance versus Constraint, MAC Layer Performance Measures, Global Interference Model, Local Interference Model, Fundamental Trade-offs: Sensing Accuracy versus Sensing	9
IV	Overhead.  USER COOPERATIVE OMMUNICATIONS  User Cooperation and Cognitive Systems, Relay Channels: General Three-Node Relay Channel, Wireless Relay Channel, User Cooperation in Wireless Networks: Two-User Cooperative Network, Cooperative Wireless Network, Multihop Relay Channel	9
V	INFORMATION THEORETICAL LIMITS ON CR NETWORKS  Types of Cognitive Behavior, Interference-Avoiding Behavior: Spectrum Interweave, Interference-Controlled Behavior: Spectrum Underlay, Underlay in Small Networks: Achievable Rates, Underlay in Large Networks: Scaling Laws, Interference-Mitigating Behavior: Spectrum Overlay, Opportunistic Interference Cancellation, Asymmetrically Cooperating Cognitive Radio Channels.	. 9
	Total Instructional Hours	45

#### After completion of the course the learner will be able to

CO1: Appreciate the motivation and the necessity for cognitive radio communication strategies.

Course CO2: Demonstrate understanding of the enabling technologies for its implementation

Outcome CO3: Demonstrate understanding of the essential functionalities and requirements in designing software defined radios and their usage for cognitive communication.

CO4: Evolve new techniques and demonstrate their feasibility using mathematical validations and simulation tools.

CO5: Interpret the impact of the evolved solutions in future wireless network design.


#### REFERENCE BOOKS:

- Alexander M. Wyglinski, Maziar Nekovee, And Y. Thomas Hou, "Cognitive Radio Communications and Networks -Principles And Practice", Elsevier Inc., 2010.
- Kwang-Cheng Chen and Ramjee Prasad, "Cognitive Radio Networks", John Wiley & Sons, Ltd, 2009. R2
- Khattab, Ahmed, Perkins, Dmitri, Bayoumi, Magdy, "Cognitive Radio Networks From Theory to Practice", R3 Springer Series, Analog Circuits and Signal Processing, 2009.
- J. Mitola, "Cognitive Radio: An Integrated Agent Architecture for software defined radio", Doctor of Technology thesis, Royal Inst. Technology, Sweden 2000.

Simon Haykin, "Cognitive Radio: Brain -empowered wireless communications", IEEE Journal on selected areas in communications, Feb 2005.

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET





# Third Semester (List of Professional Electives IV, V)

<b>Programme</b> ME	Course Code 20AE3301	Name of the Course INTELLIGENT SYSTEMS AND CONTROL	L 3	T P C 0 3
Course Objective	<ol> <li>Classify on va</li> <li>To learn abou</li> <li>Gain knowled</li> </ol>	ut Neural Networks. urious neural network. t Neuro controller ge about fuzzy system ion on fuzzy controller.		

Unit	Description	Instructional Hours
I	NEURAL NETWORKS – I Linear Neural network, Multilayer Neural Network, Back Propagation Algorithm, Nonlinear system analysis part I, Nonlinear System Analysis part II, Radial basis function network, Adaptive learning rate, weight update rules, Recurrent Network back propagation through time, self-organizing map-Multidimensional network.	9
П	NEURAL NETWORKS - II  Associative memory networks: Training algorithms for pattern association. Auto associative, Hetero associative, Hopfield and iterative auto associative memory networks. Unsupervised Learning networks: Fixed weight competitive nets, Kohenen self-organizing feature map NEURO CONTROLLER -III	9
ш	Neural controller a review, Network Inversion and Control, Neural model for robot manipulator, Indirect adaptive controller of robot manipulator, Adaptive Neural for affine system SISO, MIMO, Visual motor co- ordination with KSOM. Direct adaptive controller of manipulator.	9
<b>IV</b>	FUZZY SYSTEMS- I Introduction to fuzzy logic, classical set; Fuzzy sets. Fuzzy relations Fuzzy arithmetic and fuzzy measures - Fuzzy rule base and approximate reasoning, Fuzzy logic controller.	9
V	FUZZY CONTROL -II Fuzzy controller a review, Mamdani type flc and parameter optimization, Fuzzy controller for PH reactor, Fuzzy lyapunav controller- computing with words, Controller design for a T-S fuzzy model, Linear Controller using T-S fuzzy model.	9
	Total Instructional Hours	45
	CO1: Infer the concepts of Neural Networks. CO2: Summarize the various neural networks architectures and its training algorithms CO3: Design the neural network/fuzzy logic control for real time applications. CO3: Discover the concept of fuzzy logic set theory. CO4: Implement the fuzzy mechanism for suitable control problems.	

#### **TEXT BOOKS:**

T1 Laurene V. Fausett, "Fundamentals of Neural Networks: Architectures, algorithms and applications", Pearson Education, New Delhi, 2004.

T2 Timothy J Ross, "Fuzzy Logic with Engineering Applications", John Willey and Sons, 2005.

### **REFERENCE BOOKS:**

R1 S.N.Sivanandam & S.N Deepa., "Principles of soft computing", 2nd edition, Wiley India Pvt Ltd, 2013.

R2 George J.Klir, Bo.Yuan, "Fuzzy Sets and Fuzzy logic: Theory and Applications", PHI Learning Pvt Ltd, 2012

R3 Zimmerman H.J., "Fuzzy set theory and its Applications", Allied Publishers, 2001.

R4 - Jack M. Zurada, "Introduction to Artificial Neural Systems", PWS Publishing Co, 2002

P. Hay La—
Signature of the Chairman, BOS



Signature of the Dean Academics

Chairman - BoS ECE - HiCET



PROGRAMME	COURSE CODE	NAME OF THE COURSE	L	T	P	C
M.E.	20AE3302	ADVANCED MICROPROCESSORS & MICROCONTROLLERS	3	0	0	3
Course Objective	<ol> <li>To explore the high per</li> <li>To familiarize the high</li> <li>To introduce the basic</li> </ol>	s to the fundamentals of microprocessor architecture. erformance features in CISC architecture n performance features in RISC architecture features in Motorola microcontrollers. to understand PIC Microcontroller				

Unit	Description	Instructional Hours
I	MICROPROCESSOR ARCHITECTURE  Instruction Set – Data formats –Addressing modes – Memory hierarchy –register file – Cache – Virtual memory and paging – Segmentation-pipelining –the instruction pipeline – pipeline hazards – instruction level parallelism – reduced instruction set –Computer principles – RISC versus CISC.	9
п	HIGH PERFORMANCE CISC ARCHITECTURE – PENTIUM  CPU Architecture- Bus Operations – Pipelining – Brach predication – floating point unit- Operating  Modes – Paging – Multitasking – Exception and Interrupts – Instruction set – addressing modes – Programming the Pentium processor.	9
ш	HIGH PERFORMANCE RISC ARCHITECTURE – ARM Organization of CPU – Bus architecture – Memory management unit - ARM instruction set- Thumb Instruction set- addressing modes – Programming the ARM processor.	9
IV	MSP430 16 - BIT MICROCONTROLLER  The MSP430 Architecture- CPU Registers - Instruction Set, On-Chip Peripherals - MSP430 - Development Tools, ADC - PWM - UART - Timer Interrupts - System design using MSP430Microcontroller.	9
v	PIC MICROCONTROLLER CPU Architecture – Instruction set – interrupts- Timers- I2C Interfacing –UART- A/D Converter –PWM and introduction to C-Compilers.	9
	Total Instructional Hours	45 Hours

CO1: To understand the fundamentals of microprocessor architecture.

CO2: To know and appreciate the high performance features in CISC architecture.

Course

Outcome

CO3: To know and appreciate the high performance features in RISC architecture.

CO4: To perceive the basic features in Motorola microcontrollers.

CO5: To interpret and understand PIC Microcontroller.

#### **TEXT BOOKS:**

T1. Daniel Tabak, "Advanced Microprocessors", McGraw Hill.Inc., 1995.

T2. James L. Antonakos, "The Pentium Microprocessor" Pearson Education, 1997.

#### **REFERENCE BOOKS:**

Steve Furber, "ARM System - On - Chip architecture", Addision Wesley, 2000. R1.

Andrew N.Sloss, Dominic Symes and Chris Wright "ARM System Developer's Guide: Designing and R2. Optimizing System Software", First edition, Morgan Kaufmann Publishers, 2004.

John. B. Peatman, "Design with PIC Microcontroller", Prentice hall, 1997. R3

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics

Dean (Academics) HICET /

NAME OF THE COURSE

LTPO

M.E.

20AE3305

High Speed Switching and Network

3 0 0 3

Course Objective

- To understand the basics of switching technologies and their implementation LANs, ATM networks and IP networks
- To understand the different queuing strategies and their impact on the blocking performances.
   To understand the concepts of various packet switching architectures
- 3. To understand the concepts of various packet switching architecture
- 4. To learn the fundamentals of Optical Switching Architectures
- 5. To exploit and integrate the best features of different architectures for high speed switching.

Unit	Description	Instructional Hours
I	LAN SWITCHING TECHNOLOGY Switching Concepts, LAN Switching, switch forwarding techniques - cut through and store and forward, Layer 3 switching, Loop Resolution, Switch Flow control, virtual LANs.	9
п	QUEUES IN HIGH SPEED SWITCHES Internal Queueing -Input, output and shared queueing, multiple queueing networks – combined Input, output and shared queueing - performance analysis of Queued switches	9
<b>III</b> .	PACKET SWITCHING ARCHITECTURES  Architectures of Internet Switches and Routers- Bufferless and buffered Crossbar switches, Multistage switching, Optical Packet switching; Switching fabric on a chip; Internally buffered Crossbars	9
<b>IV</b>	Need for Multilayered Architecture-, Layers and Sub-layers, Spectrum partitioning, Optical Network Nodes, Network Access Stations, Overlay Processor, Logical network overlays, Connection Management and Control	9
<b>V</b> ,	IP SWITCHING Addressing model, IP Switching types - flow driven and topology driven solutions, IP Over ATM address and next hop resolution, multicasting, Ipv6 over ATM.	9
	Total Instructional Hours	45 Hours

After completion of the course the learner will be able to

Course Outcome CO1: Familiar with the basics of switching technologies and their implementation in LANs, ATM, IP optical networks.

CO2: Familiar with the different switching architectures and queuing strategies

CO3: Able to analyze switching networks based on their blocking performances and implementation complexities.

CO4: Able to identify suitable switch architectures for a specified networking scenario

CO5: To apply switching technologies, architectures and buffering strategies for designing high speed communication networks and analyse their performance

#### **REFERENCE BOOKS:**

- R1 AchillePattavina, "Switching Theory: Architectures and performance in Broadband ATM networks", John Wiley Ltd, New York. 1998
- R2 Thomas E. Stern, Georgios Ellinas, Krishna Bala, "Multiwavelength Optical Networks Architecture, Design and control", Cambridge University Press, 2nd Edition, 2009.
- R3 Rich Siefert, Jim Edwards, "The All New Switch Book The Complete Guide to LAN Switching Technology", Wiley Publishing, Inc., 2nd Edition, 2008
- R4 Elhanany M. Hamdi, "High Performance Packet Switching architectures", Springer Publications, 2007.
- R5 Christopher Y Metz, "Switching protocols & Architectures", McGraw Hill Professional Publishing, New York, 1998.
- R6 Rainer Handel, Manfred N Huber, Stefan Schroder, "ATM Networks Concepts Protocols, Applications", Addison Wesley, New York, 3rd Edition, 1999

P. Mayla-

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics

Dean (Academics)

PROGRAMME COURSE CODE NAME OF THE COURSE PROGRAMMING LANGUAGES FOR M.E 20AE3306 3 **EMBEDDED SOFTWARE** 

To understand the concepts and design to develop the low speed peripherals.

Course

To understand the concepts of OOPS.

Objective

3. To Interpret the concepts of various CPP Programming methods

4. To learn the inheritance, overloading concepts.

5. To exploit PERL scripting..

Unit

**Description** 

Instructional Hours

C

3

9 hours

9 hours

9 hours

9 hours

#### I EMBEDDED PERIPHERALS

Embedded 'C' Programming, Bitwise operations, Dynamic memory allocation, OS services, Linked stack and queue, Sparse matrices, Binary tree, Interrupt handling in C, Code optimization issues, Writing LED drivers, Drivers for serial port communication, Embedded Software Development Cycle and Methods (Waterfall, Agile).

#### II OOPS PROGRAMMING TECHNIQUES

Object Oriented Programming: Introduction to procedural, modular, object-oriented and generic programming techniques, Limitations of procedural programming, objects, classes, data members, methods, data Encapsulation, data abstraction and information hiding, inheritance, polymorphism.

III MEMORY ALLOCATION TECHNIQUES

CPP Programming: 'cin', 'cout', formatting and I/O manipulators, new and delete Operators, Defining a class, data members and methods, 'this' pointer, constructors, destructors, friend Function, dynamic memory allocation.

### IV OVERLOADING AND INHERITANCE

Need of operator overloading, overloading the assignment, Overloading using friends, type conversions, single inheritance, base and derived classes, friend classes, types of inheritance, hybrid inheritance, multiple inheritance, virtual base class, polymorphism, virtual functions.

#### **V TEMPLATES**

Function template and class template, member function templates and template Arguments, Multiple Exceptions. Scripting Languages, PERL: Operators, Statements Pattern Matching.

After completion of the course the learner will be able to

Course

CO1: To develop drivers for low speed peripherals.

Outcomes

CO2: To describe OOPS concepts. CO3: To develop CPP programming.

CO4: To Illustrate Inheritance, overloading concepts.

CO5: To explain PERL scripting

#### TEXT BOOKS

- 1. Michael J. Pont, Embedded C, Pearson Education, 2nd Edition, 2008.
- 2. Michael Berman, Data structures via C++, Oxford University Press, 2002.
- 3. Randal L. Schwartz, Learning Perl, O'Reilly Publications, 6 th Edition 2011.

#### REFERENCES

- 1. Robert Sedgewick, Algorithms in C++, Addison Wesley Publishing Company, 1999. 20 M.Tech. in VLSI Design and Embedded Systems
- 2. Abraham Silberschatz, Peter B, Greg Gagne, Operating System Concepts, John Willey& Sons, 2005.
- 3. C.M. Krishna, Kang G. Shin, "Real Time Systems", McGraw Hill International Editions, 1997
- 4. By Albert M. K. Cheng, "Real-time systems: scheduling, analysis, and verification" wiley

Signature of the Chairman, BOS

Signature of the Dean Academics

Dean (Academics) HICET -

Chairman - BoS ECE - HICET

Course Objective	3 To make learn various	design aspects in robot grippers. drives and control systems. on machine vision systems.	3	0	0	3
Objective	To make learn various To impart knowledge of	drives and control systems. on machine vision systems.	1. 1. 1. 1.			
Objective	4 To impart knowledge of	on machine vision systems.	1			
<del></del> 	4 10 impart knowledge o	on machine vision systems.				
FT	5 To apply robot based c					
TT		concepts for automation				
Unit		Description		Ir	nstruct How	
	NTRODUCTION				Hou	. 3
·	Basic Concepts such as Definitio	on, three laws, DOF, Misunderstood devices etc., Ele	ments of			
_ , I	Robotic Systems i.e. Robot ana	atomy, Classification, Associated parameters i.e. re	esolution,			
I a	ccuracy, repeatability, dexterity,	, compliance, RCC device, etc. Automation-Conce	pt, Need,		9	
A	Automation in Production System	n, Principles and Strategies of Automation, Basic Ele	ements of			
а	n Automated System, Advanced	Automation Functions, Levels of Automations, introd	luction to			
а	utomation productivity.					
	ROBOT GRIPPERS					
J	ypes of Grippers, Design aspect	t for gripper, Force analysis for various basic grippe	r system.			
II S	sensors for Robots:- Characteristic	cs of sensing devices, Selections of sensors, Classific	ation and		9	
a	pplications of sensors. Types of S	Sensors, Need for sensors and vision system in the wor	king and			
	ontrol of a robot.					
Ι	PRIVES AND CONTROL SYS	TEMS				
7.7	ypes of Drives, Actuators and	d its selection while designing a robot system.	Types of			
m t	ransmission systems, Control Syst	tems -Types of Controllers, Introduction to closed loo	p control		9	
	Control Technologies in Automa	ation:- Industrial Control Systems, Process Industrie	s Verses		9	
I	Discrete-Manufacturing Industries	s, Continuous Verses Discrete Control, Computer Pro	cess and			
11	ts Forms. Control System Compo	nents such as Sensors, Actuators and others.				
	MACHINE VISION SYSTEM					
	vision System Devices, Robot Pr	rogramming: - Methods of robot programming, lead	through			
IV p	rogramming, motion interpolati	on, branching capabilities, WAIT, SIGNAL and	DELAY		9	
C	ommands, subroutines, Programm	ming Languages: Introduction to various types such	as RAIL			
a	nd VAL II etc, Features of type ar	nd development of languages for recent robot systems	S.			
N	ODELING AND SIMULATION	ON FOR MANUFACTURING PLANT AUTOMA	TION			
lı	ntroduction, need for system M	odeling, Building Mathematical Model of a manu	facturing			
P	lant, Modern Tools- Artificial	neural networks in manufacturing automation,	AI in			
v n	nanufacturing, Fuzzy decision	and control, robots and application of rob	ots for		9	
a	utomation.Artificial Intelligence:	- Introduction to Artificial Intelligence, AI techniqu	es, Need		, ,	
aı	nd application of Al. Other To	opics in Robotics:- Socio-Economic aspect of robo	otisation.			
E	conomical aspects for robot desig	gn, Safety for robot and associated mass, New Trends	& recent			
u	pdates in robotics.					
	CO1 41 111	Total Instructions			45	
		mple concepts associated with Robotics and Automati	on			
Course	CO2 Ability to use various Re					
itcomes	CO3 Ability to use kinematic	s and dynamics to design exact working pattern of ro	bots			
1. 1. 201	CO4 Ability to implement co	mputer vison algorithms for robots				
TDOO		ted recent updates in Robotics				
T BOOI						
onn J	Craig," Introduction to Robotics	(Mechanics and Control)", Addison-Wesley, 2nd Ed Robotics: Technology, Programming and Application	ition, 200	4		

# TEX

T2 International, 1986

#### **REFERENCE BOOKS:**

Shimon Y. Nof, "Handbook of Industrial Robotics", John Wiley Co, 2001. R1

R2 Automation, "Production Systems and Computer Integrated Manufacturing", M.P. Groover, Pearson Education.

Richard D. Klafter, Thomas A. Chemielewski, Michael Negin, "Robotic Engineering: An Integrated Approach", R3 Prentice Hall India, 2002.

R.C. Dorf, "Handbook of design, manufacturing & Automation" John Wiley and Sons. R4

Signature of the Chairman, BOS



Signature of the Deam Academics

Dean (Academics, HICET

Chairman - BoS ECE - HICET

PROC	GRAMME	COURSE CODE	NAME OF THE COURSE	L	T	P	C
N	M.E	20AE3311	5G Technology	3	0	0	3
Course Object	ives 3	To study about architecture wireless network technologic To Study various Multiple A	access techniques for wireless channels.	evelopments	s in no	ext gen	neration
	4 J <b>nit</b>	To understand the relevance	of MIMO techniques	Inst		nalHo	NII MO
·	mit		Description	11180	rucuo	шанто	urs
Í	Modeling	on scenarios, METIS channel	os, Channel model requirements and M models, Map-based model, stochastic model			9	
п	Filter-bank Resource Transceive division m	structure, allocation, mappiner structure, Frame and Resou	ob-Principles, Transceiver block diagram, France. Universal filtered multi carrier (UFMC) arce structure, allocation, mapping. Generalizes, Transceiver Block diagram, Frame structure.	)- Principle zed frequenc	s, y	9	
Ш	MULTIPLE ACCESS TECHNIQUES IN 5G Challenges in OFDM- NOMA – Principle- Superposition Coding, Successive Interference Cancellation, Power Domain NOMA, Sparse Code NOMA- types, Power Domain Sparse Code NOMA, Cooperative NOMA- Benefits and Challenges.						
IV		on-pilot design and channel es	stimation- uplink data transmission and down	nlink data		9	
		ATIVE COMMUNICATION		, K			
V	Machine Type Communication (MTC), Device to Device Communication (D2D), 5G Narrowband IoT, Cloud Computing architecture and Protocols, Relaying: Cooperative NOMA- Benefits and Challenges, Half duplex relaying, Full duplex relaying, Amplify and forward relaying, Decode and forward relaying, Decode and forward relaying with PLNC, BER Analysis, Capacity Analysis.						
	001		Total Instruc			45	
Cours	CO1	Able to analyze the perform Able to design a transceiver	nance of different channel models adopted in	1 3G wireles	s syste	ems	*
Outcom			ess techniques in 5G networks				
			ate channels and analyze capacity for single	cell and mu	lticell		

CO4 Able to design a pilot, estimate channels and analyze capacity for single cell and multicell Massive MIMO

CO5 Able to analyze different types of cooperative communications

#### **REFERENCE BOOKS:**

- R1 AfifOsseiran, Jose.F. Monserrat and Patrick Marsch, "5G Mobile and Wireless Communications Technology", Cambridge University Press, 2016.
- R2 Robert W. Heath Jr., Nuria González-Prelcic, SundeepRangan, WonilRoh, and Akbar M. Sayeed, "An Overview of Signal Processing Techniques for Millimeter Wave MIMO Systems", IEEE Journal of Selected Topics in Signal Processing, Vol. 10, No. 3, April 2016
- R3 MinChulJu and Il-Min Kim, "Error Performance Analysis of BPSK Modulation in Physical- Layer Network-Coded Bidirectional Relay Networks", IEEE Transactions on Communications, Vol. 58, No. 10, October 2010.
- R4 Shengli Zhang, Soung-Chang Liew, Patrick P.Lam, "Physical Layer Network Coding", Mobicom \_06, Proceeding of the 12th International Conference on Mobile Computing and Networking, pp.358-365, Los Angeles, CA, USA, Sep.23-29,2006
- R5 Thomas L. Marzetta, Erik G. Larsson, Hong Yang, HienQuoc Ngo, "Fundamentals of Massive MIMO", Cambridge University Press, 1 st Edition, 2016..

Signature of the Chairman, BOS

Chairman - BoS ECE - HiCET/



Signature of the Dean Academics
Dean (Academics
HICET

<b>PROGRAMME</b> M.E		COURSE CODE 20AE3312	NAME OF THE COURSE IOT SYSTEM DESIGN AND SECURITY			<b>P</b> 0	<b>C</b> 3
	. 1	To understand the basic	s of IoT.				
	2	To get an idea about the	various services provided by IoT.				
Course Objective			es with various communication techniques.				
Objective	4 5		application area where IoT can be applied.				
Unit			Description		In	istruct Hou	
I	Rise of the of IoT – I and deplo	Physical design of IoT – Lo Dyment templates – A pana	CT OF THINGS  If IOT — Web 3.0 view of IoT — Definition and charact or			9	
Ш	Identifact for IoT it trends an Horizonta architectu Middlewa Applicati Middlewa	naming-Solutions proposed forecast) – Middleware al Architecture Approach are of RFID, WSN, SCA are (Technological Requirons Requirements-5G-bas are Approach Toward 5G (	and services in the IoT environment (Current technic downward) by research projects-Research and Future development (IoT Ecosystem Over for IoT Systems-SOA-based IoT Middleware) Middleware) Middleware (IoT Ecosystem Over for IoT Systems-SOA-based IoT Middleware) by 5G in the rements of 5G Systems-5G-based IoT Service (IoT Middleware) - Perspectives (IoT Middleware) - Perspectives (IoT Ecompas Middleware) - Resource management in IoT IoT SMART AMBIENT SYSTEMS	opment view – dleware n IoT es and and a		ور الله الله الله الله الله الله الله الل	
III	Security i of Things Security Challenge Security	n Smart Grids and Smart Spaces-Smart Grid Requirements -Security Ates in 5G-Based IoT Mid Challenges Toward 5G).	paces for Smooth IoT Deployment in 5G (5G and the ls Security and Privacy - Services that Need to Be Stacks-Security Measures and Ongoing Research) - Sdeware Systems(Security in 5G-Based IoT Middle Stacks-Security III IoT Middle Stacks-Security IoT Middle Stacks-Security IoT Middle Stacks-Security IoT Middle	ecure - Security	t - 7	9	
IV	Internet of industry	of Things layer wise Protocological of the p	ECURITY AND PRIVACY ISSUES cols and Standards- EPCglobal (architecture, specific llnerabilities, advantages and disadvantages)Wireless 6LoWPAN-Dash7-Comparative Analysis.			9	
$\mathbf{v}$	Home au	ATIONS AND CASE ST tomations - Smart cities - Health and life style - Ca	Environment - Energy - Retail - Logistics - Agricu	ılture –	•	9	
			Total Instructional	Hours	;	45	
Course Outcomes	CO1 CO2 CO3 CO4 CO5	Identify the architecture, Analyze the core issues of Analyze and design differ	pepts, key technologies, strength and limitations of IoT, infrastructure models of IoT.  of IoT such as security, privacy and interoperability. Perent models for network dynamics.  new models for market strategic interaction.				
TEXT BO	OOKS:						
T1 Hon	bo Zhou,	"Internet of Things in the o	cloud: A middleware perspective", CRC press 2012.				
T2 Vija	y Madise	ti and Arshdeep Bahga, "I	nternet of Things (A Hands-onApproach)", VPT, 1st	Editio	n, 20	014	
REFERE	-						

# **REFERENCE BOOKS:**

- Constandinos X. Mavromoustakis, George Mastorakis, Jordi Mongay Batalla, "Internet of Things (IoT) in 5G Mobile Technologies" Springer International Publishing, Switzerland, 2016.
- Dieter Uckelmann, Mark Harrison, Florian Michahelles, "Architecting the Internet of Things", Springer-Verlag R2 Berlin Heidelberg, 2011.
- R3 http://www.cse.wustl.edu/~jain/cse570-15/ftp/iot\_prot/index.html

P. Hay La Signature of the Chairman, BOS

Chairman - BoS

ECE - HICET



Chairmar

Signature of the Dean Academics Dean (Academics)

PROGRAM M.E.	ММЕ	COURSE CODE 20AE3314	NAME OF THE COURSE ELECTRONICS FOR SOLAR POWER	L 3	<b>T</b> 0	<b>P</b> 0	<b>C</b> 3	
	1	Study the behavior of ph systems.	notovoltaic solar energy systems, focusing on the bel	navior of	"stand	-alone	"	
Course	2	Do a first order, conceptual design of a stand-alone system for a location anywhere in India						
Objectives	3	Introduce the hardware elements and their behavior.						
	4	Select battery for a PV s	ystem and battery sizing					

Simulate standalone and grid tied PV system

Unit	Description	Instructional Hours
I	INTRODUCTION TO SOLAR POWER  Semiconductor – properties - energy levels - basic equations of semiconductor devices physics  - Basic characteristics of sunlight - Solar angles - day length - angle of incidence on tilted surface  - Sun path diagrams – Equivalent circuit of PV cell, PV cell characteristics (VI curve, PV curve)  - Maximum power point, Vmp, IMP, Voc, ISC – types of PV cell - Block diagram of solar photo voltaic system, PV array sizing.	9
П	<b>DC-DC CONVERTER</b> Principles of step-down and step-up converters – Analysis and design issues of buck, boost, buckboost and Cuk converters – time ratio and current limit control – Full bridge converter – Resonant and quasi – resonant converters.	9
m	MAXIMUM POWER POINT TRACKING  Direct Energy transmission, Impedance Matching, Maximum Power Point Tracking (MPPT) - Function of MPPT, P&O method, INC Method, Fractional Open circuit voltage method, Fractional short circuit current method, parasitic capacitance and other MPPT techniques, Development of hardware, algorithms using processors for Standalone and Grid tied systems.  BATTERY	9
IV	Types of Battery, Battery Capacity – Units of Battery Capacity-impact of charging and discharging rate on battery capacity-Columbic efficiency-Voltage Efficiency, Charging – Charge Efficiency, Charging methods, State of Charge, Charging Rates, Discharging - Depth of discharge-Discharge Methods, Circuits for Battery Management System (BMS), selection of Battery and sizing.	9
<b>v</b>	SIMULATION OF PV MODULE & CONVERTERS Simulation of PV module - VI Plot, PV Plot, finding VMP, IMP, Voc, Isc of PV module, Simulation of DC to DC converter -buck, boost, buck-boost and Cuk converters, standalone and grid tied photo voltaic system.	9
Course Outcomes	CO4 Ability to deal with battery issues and selection CO5 Ability to design and simulate PV systems to validate its performance.	45

T2

Chetan Singh Solanki, "Solar Photovoltaic: Fundamentals, Technologies and Applications", PHI Ltd., 2013. **T1** 

Tommarkvart, Luis castaner, "Solar cells; materials, manufacture and operation", Elsevier, 2005.

**REFERENCE BOOKS:** 

G.D. Rai, "Solar energy utilization", Khanna publishes, 1993.

Ned Mohan, Undeland and Robbin, "Power Electronics: converters, Application and Design", John Wiley and sons.Inc, Newyork, 1995.

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics Dean (Academies,

Unit	IICONDUCTOR N	Description		Instru Ho	ction: ours	al
	1. 2. 3. ective 4. 5.	To understand how transistor as Nano device Learn the concepts of various forms of Nano Devices. Study the concepts of Nano Sensors. Acquire the knowledge Gas sensor materials. Learn the concepts of Bio sensors.				
M.E	20AE3319	NANOELECTRONICS	3	0	0	
PROGRAMME	COURSE CODE	NAME OF THE COURSE	$\mathbf{L}$	T	P	

Unit		Description	Hours
		CTOR NANO DEVICES	
<b>I</b>	Electron Trans Nanodevices; Na	Devices; Nano scale MOSFET – Resonant Tunneling Transistor - Single- istors; Nanorobotics and Nanomanipulation; Mechanical Molecular ano computers: Optical Fibers for Nanodevices; Photochemical Molecular	9
		Based Nanodevices; Gas-Based Nanodevices	
Щ	Preparation – El Quantum cascad - Quantum wire - LEDs based on	E AND PHOTONIC MOLECULAR MATERIALS ectroluminescent Organic materials - Laser Diodes - Quantum well lasers:- le lasers- Cascade surface-emitting photonic crystal laser- Quantum dot lasers lasers:- White LEDs - LEDs based on nanowires - LEDs based on nanotubes nanorods - High Efficiency Materials for OLEDs- High Efficiency Materials antum well infrared photo detectors.	9
	THERMAL SE		
Ш	electrical resista power sensors, n	sensors -temperature sensors, heat sensors - Electromagnetic sensors - nce sensors, electrical current sensors, electrical voltage sensors, electrical nagnetism sensors - Mechanical sensors - pressure sensors, gas and liquid flow sensors - Chemical sensors - Optical and radiation sensors	9.
	GAS SENSOR		
IV	Criteria for the measurement of	choice of materials - Experimental aspects - materials, properties, gas sensing property, sensitivity; Discussion of sensors for various gases, ed on semiconductor devices.	9
V		A based biosensors - Protein based biosensors - materials for biosensor	9
<b>▼</b>	•	brication of biosensors - future potential	9
		Total Instructional Hours	45
		CO1: Acquire the knowledge of nano devices.	
		CO2: Understand the concepts of photonic molecular materials.	
	Course	CO3: Learn the various types of thermal sensors.	
	Outcome	CO4: Understand the concepts of gas sensor materials.	
		CO5: Understand the applications of different biosensors	/ i i i i i i i i i i i i i i i i i i i

CO5: Understand the applications of different biosensors.

### **TEXT BOOKS:**

K.E. Drexler, "Nano systems", Wiley, 1992.

### REFERENCE BOOKS:

R1 M.C. Petty, "Introduction to Molecular Electronics", 1995.

W. Ranier, "Nano Electronics and Information Technology", Wiley, 2003

Signature of the Chairman, BOS

Chairman - BoS ECE - HICET



Signature of the Dean Academics

Dean (Academics)
HICET

PROGRAMME	COURSE CODE	NAME OF THE COURSE L	T	P	C		
ME	20AE3320	MICRO-ELECTRO MECHANICAL SYSTEMS 3	0	0	3		
Course Objective	<ol> <li>To introduce students with concepts of MEMS products, sensors and fabric</li> <li>To study about mechanics for MEMS design.</li> <li>To Study about the electro static design and system issues for MEMS.</li> <li>To understand the MEMS applications.</li> <li>To understand the concepts of RF MEMS and optical MEMS.</li> </ol>						
Unit	Description		Instructional				
	UNIT I INTRODUCTION TO MEMS			Hours			
Ī	MEMS and Microsystems, Miniaturization, Typical products, Micro sensors, Micro actuation, MEMS with micro actuators, Micro-accelerometers and Micro fluidics, MEMS materials, Micro fabrication			9			
	UNIT II MEC	HANICS FOR MEMS DESIGN					
П	Elasticity, Stress, strain and material properties, Bending of thin plates, Spring configurations, torsional deflection, Mechanical vibration, Resonance, Thermo mechanics – actuators, force and response time, Fracture and thin film mechanics						
	UNIT III ELE	CTRO STATIC DESIGN AND SYSTEM ISSUES					
Ш	Electrostatics: basic theory, electro static instability. Surface tension, gap and finger pull up, Electro static actuators, Comb generators, gap closers, rotary motors, inch worms, Electromagnetic actuators. Bi-stable actuators. Electronic Interfaces, Feedback systems, Noise, Circuit and system issues						
IV	UNIT IV MEMS APPLICATION  Case studies – Capacitive accelerometer, Peizo electric pressure sensor, Micro-fluidics application, Modeling of MEMS systems, CAD for MEMS.  UNIT V INTRODUCTION TO OPTICAL AND RF MEMS						
V	Optical MEMS, - System design basics - Gaussian optics, matrix operations, resolution. Case studies, MEMS scanners and retinal scanning display, Digital Micro mirror devices. RF Memes - design basics, case study - Capacitive RF MEMS switch, performance issues			9			
		Total Instructional Hours	4	5			
Course Outcome	CO1: Able to c CO2: Familiar CO3: Familiar CO4: In a positive application	demonstrate an understanding of the different aspects of micro-system design. with Mechanical and the Electrostatic design aspects with the different applications and their design basics tion to identify a suitable MEMS structure, material and fabrication procedure and functionality.  of applying his knowledge and design tools and will be well practiced in design	e based				

#### **TEXT BOOKS:**

- R1 Stephen Santeria, "Microsystems Design", Kluwer publishers, 2000.
- R2 N.P.Mahalik, "MEMS", Tata McGraw hill, 2007

### REFERENCE BOOKS

- R3 Nadim Maluf, "An introduction to Micro electro mechanical system design", Artech House, 2000
- R4 Mohamed Gad-el-Hak, "The MEMS Handbook", CRC press Baco Raton, 2000.
- R5 Tai Ran Hsu, "MEMS & Micro systems Design and Manufacture", Tata McGraw Hill, New Delhi, 2002.

Charman Councillation Charman Charman

Signature of the Dean Academics

Dean (Academics)

#### **OPEN ELECTIVE**

	20AE3401 ROBOTICS 3  1. Understand robot locomotion and mobile robot kinematics. 2. Articulate perception in robotics 3. Outline mobile robot localization. 4. Understand mobile robot mapping. 5. Explain robot planning and navigation.  Description	0 0			
Objectives  Unit	<ol> <li>Articulate perception in robotics</li> <li>Outline mobile robot localization.</li> <li>Understand mobile robot mapping.</li> <li>Explain robot planning and navigation.</li> </ol>	Instructional			
L	Description	Instruvetions			
		Hours			
T+	OCOMOTION AND KINEMATICS	110415			
- I	ntroduction to Robotics – key issues in robot locomotion – legged robots – wheeled mobile robots aerial mobile robots – introduction to kinematics – kinematics models and constraints – robot naneuverability	9			
R	ROBOT PERCEPTION				
п _	ensors for mobile robots – vision for robotics – cameras – image formation – structure from stereo structure from motion – optical flow – color tracking – place recognition – range data sensors, near variable differential transformers (LVDT), Hall Effect sensors.	9			
N	MOBILE ROBOT LOCALIZATION				
III re	Introduction to localization – challenges in localization – localization and navigation – belief representation – map representation – probabilistic map-based localization – Markov localization – EKF localization – UKF localization – Grid localization – Monte Carlo localization –				
lo M	ocalization in dynamic environments  MOBILE ROBOT MAPPING				
IV ex	Autonomous map building – occupancy grip mapping – MAP occupacy mapping – SLAM – xtended Kalman Filter SLAM – graph-based SLAM – particle filter SLAM – sparse extended	9			
	nformation filter – fast SLAM algorithm.				
v It	PLANNING AND NAVIGATION ntroduction to planning and navigation – planning and reacting – path planning – obstacle	9			
a	voidance techniques – navigation architectures – basic exploration algorithms	46			
	Total Instructional Hours	45			
Cou Outco	CO3. Apply robot localization techniques				
TEXT	Γ BOOKS:				
T1. G Camb	regory Dudekand Michael Jenkin, "Computational Principles of Mobile Robotics", Second Editional University Press, 2010.				
T2. H	Iowie Choset et al., "Principles of Robot Motion: Theory, Algorithms, and Implementations", A , 2005.	Bradford			

R1. Maja J. Mataric, "The Robotics Primer", MIT Press, 2007.
R2. Roland Seigwart, "Introduction to autonomous mobile robots", Second Edition, MIT Press, 2011.

R3. Sebastian Thrun, Wolfram Burgard, and Dieter Fox, "Probabilistic Robotics", MIT Press, 2005.

R4. Mikell.P.Groover, "Industrial Robotics - Technology, Programming and applications", Tata McGraw Hill 2008.

Signature of the Chairman, BOS

Chainna

Signature of the Dean Academics Dean (Academics)

 $\mathbf{C}$ 

Chairman - BoS ECE - HICET

OGRAMM	E COURSE CODE	NAME OF THE COURSE L	T	P	C
M.E.	20AE3402	ARTIFICIAL INTELLIGENCE AND OPTIMIZATION TECHNIQUES 3	0	0	`3
Course Objectives	systems. 2. To present main rule 3. To present selected of	chniques of computational methods inspired by nature, such as neural revolutionary computation systems, ant swarm optimization and art es underlying in these techniques. case studies. niques in solving problems in the real world.	networl	ks, gene nmune	etic
Unit		Description		cuction	al
I Ne Ve	etwork, interpolation and ap	opagation Network, generalized delta rule, Radial Basis Function opproximation RBFNS, comparison between RBFN and BPN, Support supporting perplane for linearly separable patterns, optimal hyperplane for s, Inverse Modeling.		<b>Iours</b> 9	
Fu II un the	on, interaction, complem on rules, fuzzy reasoning,	of fuzzy logic theory, crisp and fuzzy sets, Basic set operation like nent, T-norm, T-conorm, composition of fuzzy relations, fuzzy if- Neuro-Fuzzy Modeling: Adaptive Neuro-Fuzzy Inference System e, Hybrid Learning Algorithm.		9 2	
III Ap	EVOLUTIONARY COMPUTATION & GENETIC ALGORITHMS  Evolutionary Computation (EC) – Features of EC – Classification of EC – Advantages –  Applications. Genetic Algorithms: Introduction – Biological Background – Operators in GA-GA  Algorithm – Classification of GA – Applications				
IV An	ANT COLONY OPTIMIZATION Ant Colony Ontimization: Introduction - From real to artificial auto Tile - 1				
V Evo Cor	nution of roo – Operating	Introduction – Principles of bird flocking and fish schooling – principles – PSO Algorithm – Neighborhood Topologies – ations of PSO. Honey Bee Social Foraging Algorithms, Bacterial		9	
		Total Instructional Hours	4	45	
Course Outcome	CO2: Ability to devis	ement genetic algorithms ement ANT colony optimization technique for various problems			

# **TEXT BOOKS:**

T1 David E. Goldberg, "Genetic Algorithms in search, Optimization & Machine Learning", Pearson Education, 2006

Christopher M. Bishop, "Neural Networks for Pattern Recognition", Oxford University Press, 1995 **REFERENCE BOOKS:** 

N P Padhy, "Artificial Intelligence and Intelligent Systems", Oxford University Press, 2005.

Engelbrecht, A.P., "Fundamentals of Computational Swarm Intelligence", Wiley, 2005. R2

Kenneth A DeJong, "Evolutionary Computation A Unified Approach", Prentice Hall of India, New Delhi, 2006.

Marco Dorigo and Thomas Stutzle, "Ant Colony optimization", Prentice Hall of India, New Delhi, 2004.

Signature of the Chairman, BOS

Signature of the Dean Academics

Dean (Academics) HICET

Chairman - BoS ECE - HICET